2019-06-01 08:08:55 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2010-02-12 18:31:47 +00:00
|
|
|
/*
|
2021-02-11 13:40:08 +00:00
|
|
|
* Intel MID specific setup code
|
2010-02-12 18:31:47 +00:00
|
|
|
*
|
2021-02-11 13:40:08 +00:00
|
|
|
* (C) Copyright 2009, 2021 Intel Corporation
|
2010-02-12 18:31:47 +00:00
|
|
|
*/
|
2013-10-17 22:35:27 +00:00
|
|
|
#ifndef _ASM_X86_INTEL_MID_H
|
|
|
|
#define _ASM_X86_INTEL_MID_H
|
2010-09-13 07:08:55 +00:00
|
|
|
|
2016-06-14 18:29:45 +00:00
|
|
|
#include <linux/pci.h>
|
2010-09-13 07:08:55 +00:00
|
|
|
|
2013-10-17 22:35:29 +00:00
|
|
|
extern int intel_mid_pci_init(void);
|
2016-06-14 18:29:45 +00:00
|
|
|
extern int intel_mid_pci_set_power_state(struct pci_dev *pdev, pci_power_t state);
|
2016-10-23 11:55:34 +00:00
|
|
|
extern pci_power_t intel_mid_pci_get_power_state(struct pci_dev *pdev);
|
2016-06-14 18:29:45 +00:00
|
|
|
|
2016-09-07 12:39:55 +00:00
|
|
|
extern void intel_mid_pwr_power_off(void);
|
|
|
|
|
2016-06-14 18:29:45 +00:00
|
|
|
#define INTEL_MID_PWR_LSS_OFFSET 4
|
|
|
|
#define INTEL_MID_PWR_LSS_TYPE (1 << 7)
|
|
|
|
|
|
|
|
extern int intel_mid_pwr_get_lss_id(struct pci_dev *pdev);
|
|
|
|
|
2011-11-15 22:46:52 +00:00
|
|
|
#ifdef CONFIG_X86_INTEL_MID
|
|
|
|
|
2020-04-16 08:15:48 +00:00
|
|
|
extern void intel_scu_devices_create(void);
|
|
|
|
extern void intel_scu_devices_destroy(void);
|
|
|
|
|
2011-11-15 22:46:52 +00:00
|
|
|
#else /* !CONFIG_X86_INTEL_MID */
|
|
|
|
|
2020-04-16 08:15:48 +00:00
|
|
|
static inline void intel_scu_devices_create(void) { }
|
|
|
|
static inline void intel_scu_devices_destroy(void) { }
|
|
|
|
|
2011-11-15 22:46:52 +00:00
|
|
|
#endif /* !CONFIG_X86_INTEL_MID */
|
|
|
|
|
2013-12-16 20:07:37 +00:00
|
|
|
/* Bus Select SoC Fuse value */
|
2016-06-15 12:04:20 +00:00
|
|
|
#define BSEL_SOC_FUSE_MASK 0x7
|
|
|
|
/* FSB 133MHz */
|
|
|
|
#define BSEL_SOC_FUSE_001 0x1
|
|
|
|
/* FSB 100MHz */
|
|
|
|
#define BSEL_SOC_FUSE_101 0x5
|
|
|
|
/* FSB 83MHz */
|
|
|
|
#define BSEL_SOC_FUSE_111 0x7
|
2011-11-10 13:42:53 +00:00
|
|
|
|
2013-10-17 22:35:27 +00:00
|
|
|
#endif /* _ASM_X86_INTEL_MID_H */
|