2015-11-30 01:44:30 +00:00
|
|
|
* Renesas R-Car generation 3 USB 2.0 PHY
|
|
|
|
|
|
|
|
This file provides information on what the device node for the R-Car generation
|
2019-05-15 15:20:40 +00:00
|
|
|
3, RZ/G1C, RZ/G2 and RZ/A2 USB 2.0 PHY contain.
|
2015-11-30 01:44:30 +00:00
|
|
|
|
|
|
|
Required properties:
|
2019-05-15 15:20:40 +00:00
|
|
|
- compatible: "renesas,usb2-phy-r7s9210" if the device is a part of an R7S9210
|
|
|
|
SoC.
|
|
|
|
"renesas,usb2-phy-r8a77470" if the device is a part of an R8A77470
|
2019-04-10 14:48:40 +00:00
|
|
|
SoC.
|
|
|
|
"renesas,usb2-phy-r8a774a1" if the device is a part of an R8A774A1
|
2018-12-13 20:21:21 +00:00
|
|
|
SoC.
|
|
|
|
"renesas,usb2-phy-r8a774c0" if the device is a part of an R8A774C0
|
2018-08-24 07:56:10 +00:00
|
|
|
SoC.
|
|
|
|
"renesas,usb2-phy-r8a7795" if the device is a part of an R8A7795
|
2016-08-24 06:49:22 +00:00
|
|
|
SoC.
|
|
|
|
"renesas,usb2-phy-r8a7796" if the device is a part of an R8A7796
|
2015-11-30 01:44:30 +00:00
|
|
|
SoC.
|
2018-03-05 05:32:43 +00:00
|
|
|
"renesas,usb2-phy-r8a77965" if the device is a part of an
|
|
|
|
R8A77965 SoC.
|
2018-06-06 06:42:28 +00:00
|
|
|
"renesas,usb2-phy-r8a77990" if the device is a part of an
|
|
|
|
R8A77990 SoC.
|
2017-10-12 06:34:48 +00:00
|
|
|
"renesas,usb2-phy-r8a77995" if the device is a part of an
|
|
|
|
R8A77995 SoC.
|
2019-05-15 15:20:40 +00:00
|
|
|
"renesas,rcar-gen3-usb2-phy" for a generic R-Car Gen3, RZ/G2 or
|
|
|
|
RZ/A2 compatible device.
|
2016-03-07 01:58:41 +00:00
|
|
|
|
|
|
|
When compatible with the generic version, nodes must list the
|
|
|
|
SoC-specific version corresponding to the platform first
|
|
|
|
followed by the generic version.
|
|
|
|
|
2015-11-30 01:44:30 +00:00
|
|
|
- reg: offset and length of the partial USB 2.0 Host register block.
|
|
|
|
- clocks: clock phandle and specifier pair(s).
|
2019-04-11 10:27:34 +00:00
|
|
|
- #phy-cells: see phy-bindings.txt in the same directory, must be <1> (and
|
|
|
|
using <0> is deprecated).
|
|
|
|
|
|
|
|
The phandle's argument in the PHY specifier is the INT_STATUS bit of controller:
|
|
|
|
- 1 = USBH_INTA (OHCI)
|
|
|
|
- 2 = USBH_INTB (EHCI)
|
|
|
|
- 3 = UCOM_INT (OTG and BC)
|
2015-11-30 01:44:30 +00:00
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
To use a USB channel where USB 2.0 Host and HSUSB (USB 2.0 Peripheral) are
|
2016-01-07 09:16:44 +00:00
|
|
|
combined, the device tree node should set interrupt properties to use the
|
|
|
|
channel as USB OTG:
|
2015-11-30 01:44:32 +00:00
|
|
|
- interrupts: interrupt specifier for the PHY.
|
2016-03-03 10:09:05 +00:00
|
|
|
- vbus-supply: Phandle to a regulator that provides power to the VBUS. This
|
|
|
|
regulator will be managed during the PHY power on/off sequence.
|
2018-09-21 11:53:17 +00:00
|
|
|
- renesas,no-otg-pins: boolean, specify when a board does not provide proper
|
|
|
|
otg pins.
|
2019-05-15 15:20:39 +00:00
|
|
|
- dr_mode: string, indicates the working mode for the PHY. Can be "host",
|
|
|
|
"peripheral", or "otg". Should be set if otg controller is not used.
|
|
|
|
|
2015-11-30 01:44:30 +00:00
|
|
|
|
|
|
|
Example (R-Car H3):
|
|
|
|
|
|
|
|
usb-phy@ee080200 {
|
2016-03-07 01:58:41 +00:00
|
|
|
compatible = "renesas,usb2-phy-r8a7795", "renesas,rcar-gen3-usb2-phy";
|
2016-01-07 09:16:44 +00:00
|
|
|
reg = <0 0xee080200 0 0x700>;
|
2015-11-30 01:44:32 +00:00
|
|
|
interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
|
2016-08-24 06:49:21 +00:00
|
|
|
clocks = <&cpg CPG_MOD 703>;
|
2015-11-30 01:44:30 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
usb-phy@ee0a0200 {
|
2016-03-07 01:58:41 +00:00
|
|
|
compatible = "renesas,usb2-phy-r8a7795", "renesas,rcar-gen3-usb2-phy";
|
2015-11-30 01:44:30 +00:00
|
|
|
reg = <0 0xee0a0200 0 0x700>;
|
2016-08-24 06:49:21 +00:00
|
|
|
clocks = <&cpg CPG_MOD 702>;
|
2015-11-30 01:44:30 +00:00
|
|
|
};
|