2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mm/mm-lusl7200.c
|
|
|
|
*
|
|
|
|
* Copyright (C) 2000 Steve Hill (sjhill@cotw.com)
|
|
|
|
*
|
|
|
|
* Extra MM routines for L7200 architecture
|
|
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
2006-07-01 21:32:19 +00:00
|
|
|
#include <linux/irq.h>
|
2005-10-14 11:49:15 +00:00
|
|
|
#include <linux/device.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2005-10-14 11:49:15 +00:00
|
|
|
#include <asm/types.h>
|
|
|
|
#include <asm/irq.h>
|
|
|
|
#include <asm/mach-types.h>
|
2008-08-05 15:14:15 +00:00
|
|
|
#include <mach/hardware.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/page.h>
|
|
|
|
|
2005-10-14 11:49:15 +00:00
|
|
|
#include <asm/mach/arch.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/mach/map.h>
|
2005-10-14 11:49:15 +00:00
|
|
|
#include <asm/mach/irq.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQ base register
|
|
|
|
*/
|
|
|
|
#define IRQ_BASE (IO_BASE_2 + 0x1000)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Normal IRQ registers
|
|
|
|
*/
|
|
|
|
#define IRQ_STATUS (*(volatile unsigned long *) (IRQ_BASE + 0x000))
|
|
|
|
#define IRQ_RAWSTATUS (*(volatile unsigned long *) (IRQ_BASE + 0x004))
|
|
|
|
#define IRQ_ENABLE (*(volatile unsigned long *) (IRQ_BASE + 0x008))
|
|
|
|
#define IRQ_ENABLECLEAR (*(volatile unsigned long *) (IRQ_BASE + 0x00c))
|
|
|
|
#define IRQ_SOFT (*(volatile unsigned long *) (IRQ_BASE + 0x010))
|
|
|
|
#define IRQ_SOURCESEL (*(volatile unsigned long *) (IRQ_BASE + 0x018))
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Fast IRQ registers
|
|
|
|
*/
|
|
|
|
#define FIQ_STATUS (*(volatile unsigned long *) (IRQ_BASE + 0x100))
|
|
|
|
#define FIQ_RAWSTATUS (*(volatile unsigned long *) (IRQ_BASE + 0x104))
|
|
|
|
#define FIQ_ENABLE (*(volatile unsigned long *) (IRQ_BASE + 0x108))
|
|
|
|
#define FIQ_ENABLECLEAR (*(volatile unsigned long *) (IRQ_BASE + 0x10c))
|
|
|
|
#define FIQ_SOFT (*(volatile unsigned long *) (IRQ_BASE + 0x110))
|
|
|
|
#define FIQ_SOURCESEL (*(volatile unsigned long *) (IRQ_BASE + 0x118))
|
|
|
|
|
|
|
|
static void l7200_mask_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
IRQ_ENABLECLEAR = 1 << irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void l7200_unmask_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
IRQ_ENABLE = 1 << irq;
|
|
|
|
}
|
2005-10-14 11:49:15 +00:00
|
|
|
|
2006-11-23 11:41:32 +00:00
|
|
|
static struct irq_chip l7200_irq_chip = {
|
2005-10-14 11:49:15 +00:00
|
|
|
.ack = l7200_mask_irq,
|
|
|
|
.mask = l7200_mask_irq,
|
|
|
|
.unmask = l7200_unmask_irq
|
|
|
|
};
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
static void __init l7200_init_irq(void)
|
|
|
|
{
|
|
|
|
int irq;
|
|
|
|
|
|
|
|
IRQ_ENABLECLEAR = 0xffffffff; /* clear all interrupt enables */
|
|
|
|
FIQ_ENABLECLEAR = 0xffffffff; /* clear all fast interrupt enables */
|
|
|
|
|
|
|
|
for (irq = 0; irq < NR_IRQS; irq++) {
|
2005-10-14 11:49:15 +00:00
|
|
|
set_irq_chip(irq, &l7200_irq_chip);
|
|
|
|
set_irq_flags(irq, IRQF_VALID);
|
2006-11-23 11:41:32 +00:00
|
|
|
set_irq_handler(irq, handle_level_irq);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
init_FIQ();
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct map_desc l7200_io_desc[] __initdata = {
|
|
|
|
{ IO_BASE, IO_START, IO_SIZE, MT_DEVICE },
|
|
|
|
{ IO_BASE_2, IO_START_2, IO_SIZE_2, MT_DEVICE },
|
|
|
|
{ AUX_BASE, AUX_START, AUX_SIZE, MT_DEVICE },
|
|
|
|
{ FLASH1_BASE, FLASH1_START, FLASH1_SIZE, MT_DEVICE },
|
|
|
|
{ FLASH2_BASE, FLASH2_START, FLASH2_SIZE, MT_DEVICE }
|
|
|
|
};
|
|
|
|
|
|
|
|
static void __init l7200_map_io(void)
|
|
|
|
{
|
|
|
|
iotable_init(l7200_io_desc, ARRAY_SIZE(l7200_io_desc));
|
|
|
|
}
|
|
|
|
|
|
|
|
MACHINE_START(L7200, "LinkUp Systems L7200")
|
2005-07-03 16:38:58 +00:00
|
|
|
/* Maintainer: Steve Hill / Scott McConnell */
|
|
|
|
.phys_io = 0x80040000,
|
|
|
|
.io_pg_offst = ((0xd0000000) >> 18) & 0xfffc,
|
|
|
|
.map_io = l7200_map_io,
|
|
|
|
.init_irq = l7200_init_irq,
|
2005-04-16 22:20:36 +00:00
|
|
|
MACHINE_END
|
|
|
|
|