2019-05-29 14:17:56 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2016-06-29 19:05:32 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2016 Maxime Ripard. All rights reserved.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _CCU_NKM_H_
|
|
|
|
#define _CCU_NKM_H_
|
|
|
|
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
|
|
|
|
#include "ccu_common.h"
|
|
|
|
#include "ccu_div.h"
|
|
|
|
#include "ccu_mult.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* struct ccu_nkm - Definition of an N-K-M clock
|
|
|
|
*
|
|
|
|
* Clocks based on the formula parent * N * K / M
|
|
|
|
*/
|
|
|
|
struct ccu_nkm {
|
|
|
|
u32 enable;
|
|
|
|
u32 lock;
|
|
|
|
|
2016-09-30 08:05:32 +00:00
|
|
|
struct ccu_mult_internal n;
|
|
|
|
struct ccu_mult_internal k;
|
|
|
|
struct ccu_div_internal m;
|
2016-07-26 07:04:28 +00:00
|
|
|
struct ccu_mux_internal mux;
|
2016-06-29 19:05:32 +00:00
|
|
|
|
2017-08-12 12:43:51 +00:00
|
|
|
unsigned int fixed_post_div;
|
|
|
|
|
2016-06-29 19:05:32 +00:00
|
|
|
struct ccu_common common;
|
|
|
|
};
|
|
|
|
|
2016-07-26 07:04:28 +00:00
|
|
|
#define SUNXI_CCU_NKM_WITH_MUX_GATE_LOCK(_struct, _name, _parents, _reg, \
|
|
|
|
_nshift, _nwidth, \
|
|
|
|
_kshift, _kwidth, \
|
|
|
|
_mshift, _mwidth, \
|
|
|
|
_muxshift, _muxwidth, \
|
|
|
|
_gate, _lock, _flags) \
|
|
|
|
struct ccu_nkm _struct = { \
|
|
|
|
.enable = _gate, \
|
|
|
|
.lock = _lock, \
|
|
|
|
.k = _SUNXI_CCU_MULT(_kshift, _kwidth), \
|
|
|
|
.n = _SUNXI_CCU_MULT(_nshift, _nwidth), \
|
|
|
|
.m = _SUNXI_CCU_DIV(_mshift, _mwidth), \
|
2016-07-20 21:45:35 +00:00
|
|
|
.mux = _SUNXI_CCU_MUX(_muxshift, _muxwidth), \
|
2016-07-26 07:04:28 +00:00
|
|
|
.common = { \
|
|
|
|
.reg = _reg, \
|
|
|
|
.hw.init = CLK_HW_INIT_PARENTS(_name, \
|
|
|
|
_parents, \
|
|
|
|
&ccu_nkm_ops, \
|
|
|
|
_flags), \
|
|
|
|
}, \
|
|
|
|
}
|
|
|
|
|
2016-06-29 19:05:32 +00:00
|
|
|
#define SUNXI_CCU_NKM_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \
|
|
|
|
_nshift, _nwidth, \
|
|
|
|
_kshift, _kwidth, \
|
|
|
|
_mshift, _mwidth, \
|
|
|
|
_gate, _lock, _flags) \
|
|
|
|
struct ccu_nkm _struct = { \
|
|
|
|
.enable = _gate, \
|
|
|
|
.lock = _lock, \
|
|
|
|
.k = _SUNXI_CCU_MULT(_kshift, _kwidth), \
|
|
|
|
.n = _SUNXI_CCU_MULT(_nshift, _nwidth), \
|
|
|
|
.m = _SUNXI_CCU_DIV(_mshift, _mwidth), \
|
|
|
|
.common = { \
|
|
|
|
.reg = _reg, \
|
|
|
|
.hw.init = CLK_HW_INIT(_name, \
|
|
|
|
_parent, \
|
|
|
|
&ccu_nkm_ops, \
|
|
|
|
_flags), \
|
|
|
|
}, \
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline struct ccu_nkm *hw_to_ccu_nkm(struct clk_hw *hw)
|
|
|
|
{
|
|
|
|
struct ccu_common *common = hw_to_ccu_common(hw);
|
|
|
|
|
|
|
|
return container_of(common, struct ccu_nkm, common);
|
|
|
|
}
|
|
|
|
|
|
|
|
extern const struct clk_ops ccu_nkm_ops;
|
|
|
|
|
|
|
|
#endif /* _CCU_NKM_H_ */
|