2019-05-19 12:08:20 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2009-03-18 22:29:27 +00:00
|
|
|
/*
|
|
|
|
* Ricoh RP5C01 RTC Driver
|
|
|
|
*
|
|
|
|
* Copyright 2009 Geert Uytterhoeven
|
|
|
|
*
|
|
|
|
* Based on the A3000 TOD code in arch/m68k/amiga/config.c
|
|
|
|
* Copyright (C) 1993 Hamish Macdonald
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/rtc.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2009-03-18 22:29:27 +00:00
|
|
|
|
|
|
|
|
|
|
|
enum {
|
|
|
|
RP5C01_1_SECOND = 0x0, /* MODE 00 */
|
|
|
|
RP5C01_10_SECOND = 0x1, /* MODE 00 */
|
|
|
|
RP5C01_1_MINUTE = 0x2, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_10_MINUTE = 0x3, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_1_HOUR = 0x4, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_10_HOUR = 0x5, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_DAY_OF_WEEK = 0x6, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_1_DAY = 0x7, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_10_DAY = 0x8, /* MODE 00 and MODE 01 */
|
|
|
|
RP5C01_1_MONTH = 0x9, /* MODE 00 */
|
|
|
|
RP5C01_10_MONTH = 0xa, /* MODE 00 */
|
|
|
|
RP5C01_1_YEAR = 0xb, /* MODE 00 */
|
|
|
|
RP5C01_10_YEAR = 0xc, /* MODE 00 */
|
|
|
|
|
|
|
|
RP5C01_12_24_SELECT = 0xa, /* MODE 01 */
|
|
|
|
RP5C01_LEAP_YEAR = 0xb, /* MODE 01 */
|
|
|
|
|
|
|
|
RP5C01_MODE = 0xd, /* all modes */
|
|
|
|
RP5C01_TEST = 0xe, /* all modes */
|
|
|
|
RP5C01_RESET = 0xf, /* all modes */
|
|
|
|
};
|
|
|
|
|
|
|
|
#define RP5C01_12_24_SELECT_12 (0 << 0)
|
|
|
|
#define RP5C01_12_24_SELECT_24 (1 << 0)
|
|
|
|
|
|
|
|
#define RP5C01_10_HOUR_AM (0 << 1)
|
|
|
|
#define RP5C01_10_HOUR_PM (1 << 1)
|
|
|
|
|
|
|
|
#define RP5C01_MODE_TIMER_EN (1 << 3) /* timer enable */
|
|
|
|
#define RP5C01_MODE_ALARM_EN (1 << 2) /* alarm enable */
|
|
|
|
|
|
|
|
#define RP5C01_MODE_MODE_MASK (3 << 0)
|
|
|
|
#define RP5C01_MODE_MODE00 (0 << 0) /* time */
|
|
|
|
#define RP5C01_MODE_MODE01 (1 << 0) /* alarm, 12h/24h, leap year */
|
|
|
|
#define RP5C01_MODE_RAM_BLOCK10 (2 << 0) /* RAM 4 bits x 13 */
|
|
|
|
#define RP5C01_MODE_RAM_BLOCK11 (3 << 0) /* RAM 4 bits x 13 */
|
|
|
|
|
|
|
|
#define RP5C01_RESET_1HZ_PULSE (1 << 3)
|
|
|
|
#define RP5C01_RESET_16HZ_PULSE (1 << 2)
|
|
|
|
#define RP5C01_RESET_SECOND (1 << 1) /* reset divider stages for */
|
|
|
|
/* seconds or smaller units */
|
|
|
|
#define RP5C01_RESET_ALARM (1 << 0) /* reset all alarm registers */
|
|
|
|
|
|
|
|
|
|
|
|
struct rp5c01_priv {
|
|
|
|
u32 __iomem *regs;
|
|
|
|
struct rtc_device *rtc;
|
2010-08-11 01:02:22 +00:00
|
|
|
spinlock_t lock; /* against concurrent RTC/NVRAM access */
|
2009-03-18 22:29:27 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static inline unsigned int rp5c01_read(struct rp5c01_priv *priv,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
|
|
|
return __raw_readl(&priv->regs[reg]) & 0xf;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void rp5c01_write(struct rp5c01_priv *priv, unsigned int val,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2011-02-03 01:53:42 +00:00
|
|
|
__raw_writel(val, &priv->regs[reg]);
|
2009-03-18 22:29:27 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void rp5c01_lock(struct rp5c01_priv *priv)
|
|
|
|
{
|
|
|
|
rp5c01_write(priv, RP5C01_MODE_MODE00, RP5C01_MODE);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rp5c01_unlock(struct rp5c01_priv *priv)
|
|
|
|
{
|
|
|
|
rp5c01_write(priv, RP5C01_MODE_TIMER_EN | RP5C01_MODE_MODE01,
|
|
|
|
RP5C01_MODE);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int rp5c01_read_time(struct device *dev, struct rtc_time *tm)
|
|
|
|
{
|
|
|
|
struct rp5c01_priv *priv = dev_get_drvdata(dev);
|
|
|
|
|
2010-08-11 01:02:22 +00:00
|
|
|
spin_lock_irq(&priv->lock);
|
2009-03-18 22:29:27 +00:00
|
|
|
rp5c01_lock(priv);
|
|
|
|
|
|
|
|
tm->tm_sec = rp5c01_read(priv, RP5C01_10_SECOND) * 10 +
|
|
|
|
rp5c01_read(priv, RP5C01_1_SECOND);
|
|
|
|
tm->tm_min = rp5c01_read(priv, RP5C01_10_MINUTE) * 10 +
|
|
|
|
rp5c01_read(priv, RP5C01_1_MINUTE);
|
|
|
|
tm->tm_hour = rp5c01_read(priv, RP5C01_10_HOUR) * 10 +
|
|
|
|
rp5c01_read(priv, RP5C01_1_HOUR);
|
|
|
|
tm->tm_mday = rp5c01_read(priv, RP5C01_10_DAY) * 10 +
|
|
|
|
rp5c01_read(priv, RP5C01_1_DAY);
|
|
|
|
tm->tm_wday = rp5c01_read(priv, RP5C01_DAY_OF_WEEK);
|
|
|
|
tm->tm_mon = rp5c01_read(priv, RP5C01_10_MONTH) * 10 +
|
|
|
|
rp5c01_read(priv, RP5C01_1_MONTH) - 1;
|
|
|
|
tm->tm_year = rp5c01_read(priv, RP5C01_10_YEAR) * 10 +
|
|
|
|
rp5c01_read(priv, RP5C01_1_YEAR);
|
|
|
|
if (tm->tm_year <= 69)
|
|
|
|
tm->tm_year += 100;
|
|
|
|
|
|
|
|
rp5c01_unlock(priv);
|
2010-08-11 01:02:22 +00:00
|
|
|
spin_unlock_irq(&priv->lock);
|
2009-03-18 22:29:27 +00:00
|
|
|
|
2018-02-19 15:23:56 +00:00
|
|
|
return 0;
|
2009-03-18 22:29:27 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int rp5c01_set_time(struct device *dev, struct rtc_time *tm)
|
|
|
|
{
|
|
|
|
struct rp5c01_priv *priv = dev_get_drvdata(dev);
|
|
|
|
|
2010-08-11 01:02:22 +00:00
|
|
|
spin_lock_irq(&priv->lock);
|
2009-03-18 22:29:27 +00:00
|
|
|
rp5c01_lock(priv);
|
|
|
|
|
|
|
|
rp5c01_write(priv, tm->tm_sec / 10, RP5C01_10_SECOND);
|
|
|
|
rp5c01_write(priv, tm->tm_sec % 10, RP5C01_1_SECOND);
|
|
|
|
rp5c01_write(priv, tm->tm_min / 10, RP5C01_10_MINUTE);
|
|
|
|
rp5c01_write(priv, tm->tm_min % 10, RP5C01_1_MINUTE);
|
|
|
|
rp5c01_write(priv, tm->tm_hour / 10, RP5C01_10_HOUR);
|
|
|
|
rp5c01_write(priv, tm->tm_hour % 10, RP5C01_1_HOUR);
|
|
|
|
rp5c01_write(priv, tm->tm_mday / 10, RP5C01_10_DAY);
|
|
|
|
rp5c01_write(priv, tm->tm_mday % 10, RP5C01_1_DAY);
|
|
|
|
if (tm->tm_wday != -1)
|
|
|
|
rp5c01_write(priv, tm->tm_wday, RP5C01_DAY_OF_WEEK);
|
|
|
|
rp5c01_write(priv, (tm->tm_mon + 1) / 10, RP5C01_10_MONTH);
|
|
|
|
rp5c01_write(priv, (tm->tm_mon + 1) % 10, RP5C01_1_MONTH);
|
|
|
|
if (tm->tm_year >= 100)
|
|
|
|
tm->tm_year -= 100;
|
|
|
|
rp5c01_write(priv, tm->tm_year / 10, RP5C01_10_YEAR);
|
|
|
|
rp5c01_write(priv, tm->tm_year % 10, RP5C01_1_YEAR);
|
|
|
|
|
|
|
|
rp5c01_unlock(priv);
|
2010-08-11 01:02:22 +00:00
|
|
|
spin_unlock_irq(&priv->lock);
|
2009-03-18 22:29:27 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct rtc_class_ops rp5c01_rtc_ops = {
|
|
|
|
.read_time = rp5c01_read_time,
|
|
|
|
.set_time = rp5c01_set_time,
|
|
|
|
};
|
|
|
|
|
2010-08-11 01:02:22 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The NVRAM is organized as 2 blocks of 13 nibbles of 4 bits.
|
|
|
|
* We provide access to them like AmigaOS does: the high nibble of each 8-bit
|
|
|
|
* byte is stored in BLOCK10, the low nibble in BLOCK11.
|
|
|
|
*/
|
|
|
|
|
2018-02-12 22:47:50 +00:00
|
|
|
static int rp5c01_nvram_read(void *_priv, unsigned int pos, void *val,
|
|
|
|
size_t bytes)
|
2010-08-11 01:02:22 +00:00
|
|
|
{
|
2018-02-12 22:47:50 +00:00
|
|
|
struct rp5c01_priv *priv = _priv;
|
|
|
|
u8 *buf = val;
|
2010-08-11 01:02:22 +00:00
|
|
|
|
|
|
|
spin_lock_irq(&priv->lock);
|
|
|
|
|
2018-02-12 22:47:50 +00:00
|
|
|
for (; bytes; bytes--) {
|
2010-08-11 01:02:22 +00:00
|
|
|
u8 data;
|
|
|
|
|
|
|
|
rp5c01_write(priv,
|
|
|
|
RP5C01_MODE_TIMER_EN | RP5C01_MODE_RAM_BLOCK10,
|
|
|
|
RP5C01_MODE);
|
|
|
|
data = rp5c01_read(priv, pos) << 4;
|
|
|
|
rp5c01_write(priv,
|
|
|
|
RP5C01_MODE_TIMER_EN | RP5C01_MODE_RAM_BLOCK11,
|
|
|
|
RP5C01_MODE);
|
|
|
|
data |= rp5c01_read(priv, pos++);
|
|
|
|
rp5c01_write(priv, RP5C01_MODE_TIMER_EN | RP5C01_MODE_MODE01,
|
|
|
|
RP5C01_MODE);
|
|
|
|
*buf++ = data;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irq(&priv->lock);
|
2018-02-12 22:47:50 +00:00
|
|
|
return 0;
|
2010-08-11 01:02:22 +00:00
|
|
|
}
|
|
|
|
|
2018-02-12 22:47:50 +00:00
|
|
|
static int rp5c01_nvram_write(void *_priv, unsigned int pos, void *val,
|
|
|
|
size_t bytes)
|
2010-08-11 01:02:22 +00:00
|
|
|
{
|
2018-02-12 22:47:50 +00:00
|
|
|
struct rp5c01_priv *priv = _priv;
|
|
|
|
u8 *buf = val;
|
2010-08-11 01:02:22 +00:00
|
|
|
|
|
|
|
spin_lock_irq(&priv->lock);
|
|
|
|
|
2018-02-12 22:47:50 +00:00
|
|
|
for (; bytes; bytes--) {
|
2010-08-11 01:02:22 +00:00
|
|
|
u8 data = *buf++;
|
|
|
|
|
|
|
|
rp5c01_write(priv,
|
|
|
|
RP5C01_MODE_TIMER_EN | RP5C01_MODE_RAM_BLOCK10,
|
|
|
|
RP5C01_MODE);
|
|
|
|
rp5c01_write(priv, data >> 4, pos);
|
|
|
|
rp5c01_write(priv,
|
|
|
|
RP5C01_MODE_TIMER_EN | RP5C01_MODE_RAM_BLOCK11,
|
|
|
|
RP5C01_MODE);
|
|
|
|
rp5c01_write(priv, data & 0xf, pos++);
|
|
|
|
rp5c01_write(priv, RP5C01_MODE_TIMER_EN | RP5C01_MODE_MODE01,
|
|
|
|
RP5C01_MODE);
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irq(&priv->lock);
|
2018-02-12 22:47:50 +00:00
|
|
|
return 0;
|
2010-08-11 01:02:22 +00:00
|
|
|
}
|
|
|
|
|
2009-03-18 22:29:27 +00:00
|
|
|
static int __init rp5c01_rtc_probe(struct platform_device *dev)
|
|
|
|
{
|
|
|
|
struct resource *res;
|
|
|
|
struct rp5c01_priv *priv;
|
|
|
|
struct rtc_device *rtc;
|
|
|
|
int error;
|
2018-02-12 22:47:50 +00:00
|
|
|
struct nvmem_config nvmem_cfg = {
|
|
|
|
.name = "rp5c01_nvram",
|
|
|
|
.word_size = 1,
|
|
|
|
.stride = 1,
|
|
|
|
.size = RP5C01_MODE,
|
|
|
|
.reg_read = rp5c01_nvram_read,
|
|
|
|
.reg_write = rp5c01_nvram_write,
|
|
|
|
};
|
2009-03-18 22:29:27 +00:00
|
|
|
|
|
|
|
res = platform_get_resource(dev, IORESOURCE_MEM, 0);
|
|
|
|
if (!res)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2013-04-29 23:20:51 +00:00
|
|
|
priv = devm_kzalloc(&dev->dev, sizeof(*priv), GFP_KERNEL);
|
2009-03-18 22:29:27 +00:00
|
|
|
if (!priv)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
2013-04-29 23:20:51 +00:00
|
|
|
priv->regs = devm_ioremap(&dev->dev, res->start, resource_size(res));
|
|
|
|
if (!priv->regs)
|
|
|
|
return -ENOMEM;
|
2009-03-18 22:29:27 +00:00
|
|
|
|
2010-08-11 01:02:22 +00:00
|
|
|
spin_lock_init(&priv->lock);
|
|
|
|
|
2011-05-07 00:31:20 +00:00
|
|
|
platform_set_drvdata(dev, priv);
|
|
|
|
|
2018-02-12 22:47:49 +00:00
|
|
|
rtc = devm_rtc_allocate_device(&dev->dev);
|
2013-07-03 22:06:43 +00:00
|
|
|
if (IS_ERR(rtc))
|
|
|
|
return PTR_ERR(rtc);
|
2018-02-12 22:47:49 +00:00
|
|
|
|
|
|
|
rtc->ops = &rp5c01_rtc_ops;
|
2018-02-12 22:47:50 +00:00
|
|
|
rtc->nvram_old_abi = true;
|
2018-02-12 22:47:49 +00:00
|
|
|
|
2009-03-18 22:29:27 +00:00
|
|
|
priv->rtc = rtc;
|
2010-08-11 01:02:22 +00:00
|
|
|
|
2018-02-12 22:47:50 +00:00
|
|
|
nvmem_cfg.priv = priv;
|
|
|
|
error = rtc_nvmem_register(rtc, &nvmem_cfg);
|
2010-08-11 01:02:22 +00:00
|
|
|
if (error)
|
2013-07-03 22:06:43 +00:00
|
|
|
return error;
|
2010-08-11 01:02:22 +00:00
|
|
|
|
2018-02-12 22:47:50 +00:00
|
|
|
return rtc_register_device(rtc);
|
2009-03-18 22:29:27 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver rp5c01_rtc_driver = {
|
|
|
|
.driver = {
|
|
|
|
.name = "rtc-rp5c01",
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2013-04-29 23:18:50 +00:00
|
|
|
module_platform_driver_probe(rp5c01_rtc_driver, rp5c01_rtc_probe);
|
2009-03-18 22:29:27 +00:00
|
|
|
|
|
|
|
MODULE_AUTHOR("Geert Uytterhoeven <geert@linux-m68k.org>");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DESCRIPTION("Ricoh RP5C01 RTC driver");
|
|
|
|
MODULE_ALIAS("platform:rtc-rp5c01");
|