2018-08-21 22:02:16 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2008-04-22 20:16:49 +00:00
|
|
|
/*
|
|
|
|
* SuperH Mobile I2C Controller
|
|
|
|
*
|
2019-01-16 21:05:55 +00:00
|
|
|
* Copyright (C) 2014-19 Wolfram Sang <wsa@sang-engineering.com>
|
2008-04-22 20:16:49 +00:00
|
|
|
* Copyright (C) 2008 Magnus Damm
|
|
|
|
*
|
|
|
|
* Portions of the code based on out-of-tree driver i2c-sh7343.c
|
|
|
|
* Copyright (c) 2006 Carlos Munoz <carlos@kenati.com>
|
|
|
|
*/
|
|
|
|
|
2014-11-07 10:11:40 +00:00
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/delay.h>
|
2014-11-07 10:11:41 +00:00
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
2014-11-07 10:11:40 +00:00
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/i2c.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/io.h>
|
2008-04-22 20:16:49 +00:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
2014-11-07 10:11:40 +00:00
|
|
|
#include <linux/of_device.h>
|
2008-04-22 20:16:49 +00:00
|
|
|
#include <linux/platform_device.h>
|
2009-08-14 10:48:59 +00:00
|
|
|
#include <linux/pm_runtime.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2008-08-27 09:33:56 +00:00
|
|
|
/* Transmit operation: */
|
|
|
|
/* */
|
|
|
|
/* 0 byte transmit */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* BUS: S A8 ACK P(*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* IRQ: DTE WAIT */
|
|
|
|
/* ICIC: */
|
2017-11-10 11:52:10 +00:00
|
|
|
/* ICCR: 0x94 0x90 */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* ICDR: A8 */
|
|
|
|
/* */
|
|
|
|
/* 1 byte transmit */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* BUS: S A8 ACK D8(1) ACK P(*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* IRQ: DTE WAIT WAIT */
|
|
|
|
/* ICIC: -DTE */
|
2017-11-10 11:52:10 +00:00
|
|
|
/* ICCR: 0x94 0x90 */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* ICDR: A8 D8(1) */
|
|
|
|
/* */
|
|
|
|
/* 2 byte transmit */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* BUS: S A8 ACK D8(1) ACK D8(2) ACK P(*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* IRQ: DTE WAIT WAIT WAIT */
|
|
|
|
/* ICIC: -DTE */
|
2017-11-10 11:52:10 +00:00
|
|
|
/* ICCR: 0x94 0x90 */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* ICDR: A8 D8(1) D8(2) */
|
|
|
|
/* */
|
|
|
|
/* 3 bytes or more, +---------+ gets repeated */
|
|
|
|
/* */
|
|
|
|
/* */
|
|
|
|
/* Receive operation: */
|
|
|
|
/* */
|
|
|
|
/* 0 byte receive - not supported since slave may hold SDA low */
|
|
|
|
/* */
|
|
|
|
/* 1 byte receive [TX] | [RX] */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* BUS: S A8 ACK | D8(1) ACK P(*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* IRQ: DTE WAIT | WAIT DTE */
|
|
|
|
/* ICIC: -DTE | +DTE */
|
|
|
|
/* ICCR: 0x94 0x81 | 0xc0 */
|
|
|
|
/* ICDR: A8 | D8(1) */
|
|
|
|
/* */
|
|
|
|
/* 2 byte receive [TX]| [RX] */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* BUS: S A8 ACK | D8(1) ACK D8(2) ACK P(*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* IRQ: DTE WAIT | WAIT WAIT DTE */
|
|
|
|
/* ICIC: -DTE | +DTE */
|
|
|
|
/* ICCR: 0x94 0x81 | 0xc0 */
|
|
|
|
/* ICDR: A8 | D8(1) D8(2) */
|
|
|
|
/* */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* 3 byte receive [TX] | [RX] (*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* BUS: S A8 ACK | D8(1) ACK D8(2) ACK D8(3) ACK P */
|
|
|
|
/* IRQ: DTE WAIT | WAIT WAIT WAIT DTE */
|
|
|
|
/* ICIC: -DTE | +DTE */
|
|
|
|
/* ICCR: 0x94 0x81 | 0xc0 */
|
|
|
|
/* ICDR: A8 | D8(1) D8(2) D8(3) */
|
|
|
|
/* */
|
|
|
|
/* 4 bytes or more, this part is repeated +---------+ */
|
|
|
|
/* */
|
|
|
|
/* */
|
|
|
|
/* Interrupt order and BUSY flag */
|
|
|
|
/* ___ _ */
|
|
|
|
/* SDA ___\___XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXAAAAAAAAA___/ */
|
|
|
|
/* SCL \_/1\_/2\_/3\_/4\_/5\_/6\_/7\_/8\___/9\_____/ */
|
|
|
|
/* */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* S D7 D6 D5 D4 D3 D2 D1 D0 P(*) */
|
2008-08-27 09:33:56 +00:00
|
|
|
/* ___ */
|
|
|
|
/* WAIT IRQ ________________________________/ \___________ */
|
|
|
|
/* TACK IRQ ____________________________________/ \_______ */
|
|
|
|
/* DTE IRQ __________________________________________/ \_ */
|
|
|
|
/* AL IRQ XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX */
|
|
|
|
/* _______________________________________________ */
|
|
|
|
/* BUSY __/ \_ */
|
|
|
|
/* */
|
2013-01-17 09:45:57 +00:00
|
|
|
/* (*) The STOP condition is only sent by the master at the end of the last */
|
|
|
|
/* I2C message or if the I2C_M_STOP flag is set. Similarly, the BUSY bit is */
|
|
|
|
/* only cleared after the STOP condition, so, between messages we have to */
|
|
|
|
/* poll for the DTE bit. */
|
|
|
|
/* */
|
2008-08-27 09:33:56 +00:00
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
enum sh_mobile_i2c_op {
|
|
|
|
OP_START = 0,
|
2008-08-27 09:33:56 +00:00
|
|
|
OP_TX_FIRST,
|
|
|
|
OP_TX,
|
2008-04-22 20:16:49 +00:00
|
|
|
OP_TX_STOP,
|
|
|
|
OP_TX_TO_RX,
|
2008-08-27 09:33:56 +00:00
|
|
|
OP_RX,
|
2008-04-22 20:16:49 +00:00
|
|
|
OP_RX_STOP,
|
2008-08-27 09:33:56 +00:00
|
|
|
OP_RX_STOP_DATA,
|
2008-04-22 20:16:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
struct sh_mobile_i2c_data {
|
|
|
|
struct device *dev;
|
|
|
|
void __iomem *reg;
|
|
|
|
struct i2c_adapter adap;
|
2011-04-28 04:25:36 +00:00
|
|
|
unsigned long bus_speed;
|
2012-10-24 10:58:10 +00:00
|
|
|
unsigned int clks_per_count;
|
2008-04-22 20:16:49 +00:00
|
|
|
struct clk *clk;
|
2010-03-11 10:06:02 +00:00
|
|
|
u_int8_t icic;
|
|
|
|
u_int8_t flags;
|
2012-10-24 10:57:27 +00:00
|
|
|
u_int16_t iccl;
|
|
|
|
u_int16_t icch;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
spinlock_t lock;
|
|
|
|
wait_queue_head_t wait;
|
|
|
|
struct i2c_msg *msg;
|
|
|
|
int pos;
|
|
|
|
int sr;
|
2013-01-17 09:45:57 +00:00
|
|
|
bool send_stop;
|
2015-01-29 17:33:16 +00:00
|
|
|
bool stop_after_dma;
|
2020-09-28 15:59:50 +00:00
|
|
|
bool atomic_xfer;
|
2014-11-07 10:11:41 +00:00
|
|
|
|
2014-12-16 12:31:26 +00:00
|
|
|
struct resource *res;
|
2014-11-07 10:11:41 +00:00
|
|
|
struct dma_chan *dma_tx;
|
|
|
|
struct dma_chan *dma_rx;
|
|
|
|
struct scatterlist sg;
|
|
|
|
enum dma_data_direction dma_direction;
|
2017-11-04 20:20:08 +00:00
|
|
|
u8 *dma_buf;
|
2008-04-22 20:16:49 +00:00
|
|
|
};
|
|
|
|
|
2014-05-02 19:15:16 +00:00
|
|
|
struct sh_mobile_dt_config {
|
|
|
|
int clks_per_count;
|
2017-12-18 21:57:57 +00:00
|
|
|
int (*setup)(struct sh_mobile_i2c_data *pd);
|
2014-05-02 19:15:16 +00:00
|
|
|
};
|
|
|
|
|
2010-03-11 10:06:02 +00:00
|
|
|
#define IIC_FLAG_HAS_ICIC67 (1 << 0)
|
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
/* Register offsets */
|
2010-03-11 10:05:50 +00:00
|
|
|
#define ICDR 0x00
|
|
|
|
#define ICCR 0x04
|
|
|
|
#define ICSR 0x08
|
|
|
|
#define ICIC 0x0c
|
|
|
|
#define ICCL 0x10
|
|
|
|
#define ICCH 0x14
|
2015-06-09 07:14:39 +00:00
|
|
|
#define ICSTART 0x70
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
/* Register bits */
|
|
|
|
#define ICCR_ICE 0x80
|
|
|
|
#define ICCR_RACK 0x40
|
|
|
|
#define ICCR_TRS 0x10
|
|
|
|
#define ICCR_BBSY 0x04
|
|
|
|
#define ICCR_SCP 0x01
|
|
|
|
|
|
|
|
#define ICSR_SCLM 0x80
|
|
|
|
#define ICSR_SDAM 0x40
|
|
|
|
#define SW_DONE 0x20
|
|
|
|
#define ICSR_BUSY 0x10
|
|
|
|
#define ICSR_AL 0x08
|
|
|
|
#define ICSR_TACK 0x04
|
|
|
|
#define ICSR_WAIT 0x02
|
|
|
|
#define ICSR_DTE 0x01
|
|
|
|
|
2010-03-11 10:06:02 +00:00
|
|
|
#define ICIC_ICCLB8 0x80
|
|
|
|
#define ICIC_ICCHB8 0x40
|
2014-11-07 10:11:41 +00:00
|
|
|
#define ICIC_TDMAE 0x20
|
|
|
|
#define ICIC_RDMAE 0x10
|
2008-04-22 20:16:49 +00:00
|
|
|
#define ICIC_ALE 0x08
|
|
|
|
#define ICIC_TACKE 0x04
|
|
|
|
#define ICIC_WAITE 0x02
|
|
|
|
#define ICIC_DTEE 0x01
|
|
|
|
|
2015-06-09 07:14:39 +00:00
|
|
|
#define ICSTART_ICSTART 0x10
|
|
|
|
|
2010-03-11 10:05:50 +00:00
|
|
|
static void iic_wr(struct sh_mobile_i2c_data *pd, int offs, unsigned char data)
|
|
|
|
{
|
2010-03-11 10:06:02 +00:00
|
|
|
if (offs == ICIC)
|
|
|
|
data |= pd->icic;
|
|
|
|
|
2010-03-11 10:05:50 +00:00
|
|
|
iowrite8(data, pd->reg + offs);
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned char iic_rd(struct sh_mobile_i2c_data *pd, int offs)
|
|
|
|
{
|
|
|
|
return ioread8(pd->reg + offs);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void iic_set_clr(struct sh_mobile_i2c_data *pd, int offs,
|
|
|
|
unsigned char set, unsigned char clr)
|
|
|
|
{
|
|
|
|
iic_wr(pd, offs, (iic_rd(pd, offs) | set) & ~clr);
|
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:13 +00:00
|
|
|
static u32 sh_mobile_i2c_iccl(unsigned long count_khz, u32 tLOW, u32 tf)
|
2012-10-24 10:57:27 +00:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Conditional expression:
|
|
|
|
* ICCL >= COUNT_CLK * (tLOW + tf)
|
|
|
|
*
|
|
|
|
* SH-Mobile IIC hardware starts counting the LOW period of
|
|
|
|
* the SCL signal (tLOW) as soon as it pulls the SCL line.
|
|
|
|
* In order to meet the tLOW timing spec, we need to take into
|
|
|
|
* account the fall time of SCL signal (tf). Default tf value
|
|
|
|
* should be 0.3 us, for safety.
|
|
|
|
*/
|
2014-05-02 19:15:13 +00:00
|
|
|
return (((count_khz * (tLOW + tf)) + 5000) / 10000);
|
2012-10-24 10:57:27 +00:00
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:13 +00:00
|
|
|
static u32 sh_mobile_i2c_icch(unsigned long count_khz, u32 tHIGH, u32 tf)
|
2012-10-24 10:57:27 +00:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Conditional expression:
|
|
|
|
* ICCH >= COUNT_CLK * (tHIGH + tf)
|
|
|
|
*
|
|
|
|
* SH-Mobile IIC hardware is aware of SCL transition period 'tr',
|
|
|
|
* and can ignore it. SH-Mobile IIC controller starts counting
|
|
|
|
* the HIGH period of the SCL signal (tHIGH) after the SCL input
|
|
|
|
* voltage increases at VIH.
|
|
|
|
*
|
|
|
|
* Afterward it turned out calculating ICCH using only tHIGH spec
|
|
|
|
* will result in violation of the tHD;STA timing spec. We need
|
|
|
|
* to take into account the fall time of SDA signal (tf) at START
|
|
|
|
* condition, in order to meet both tHIGH and tHD;STA specs.
|
|
|
|
*/
|
2014-05-02 19:15:13 +00:00
|
|
|
return (((count_khz * (tHIGH + tf)) + 5000) / 10000);
|
2012-10-24 10:57:27 +00:00
|
|
|
}
|
|
|
|
|
2017-12-18 21:58:00 +00:00
|
|
|
static int sh_mobile_i2c_check_timing(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
|
|
|
u16 max_val = pd->flags & IIC_FLAG_HAS_ICIC67 ? 0x1ff : 0xff;
|
|
|
|
|
|
|
|
if (pd->iccl > max_val || pd->icch > max_val) {
|
|
|
|
dev_err(pd->dev, "timing values out of range: L/H=0x%x/0x%x\n",
|
|
|
|
pd->iccl, pd->icch);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* one more bit of ICCL in ICIC */
|
|
|
|
if (pd->iccl & 0x100)
|
|
|
|
pd->icic |= ICIC_ICCLB8;
|
|
|
|
else
|
|
|
|
pd->icic &= ~ICIC_ICCLB8;
|
|
|
|
|
|
|
|
/* one more bit of ICCH in ICIC */
|
|
|
|
if (pd->icch & 0x100)
|
|
|
|
pd->icic |= ICIC_ICCHB8;
|
|
|
|
else
|
|
|
|
pd->icic &= ~ICIC_ICCHB8;
|
|
|
|
|
|
|
|
dev_dbg(pd->dev, "timing values: L/H=0x%x/0x%x\n", pd->iccl, pd->icch);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:14 +00:00
|
|
|
static int sh_mobile_i2c_init(struct sh_mobile_i2c_data *pd)
|
2008-04-22 20:16:49 +00:00
|
|
|
{
|
2012-10-24 10:57:27 +00:00
|
|
|
unsigned long i2c_clk_khz;
|
|
|
|
u32 tHIGH, tLOW, tf;
|
2008-10-31 11:20:55 +00:00
|
|
|
|
2017-12-18 21:57:59 +00:00
|
|
|
i2c_clk_khz = clk_get_rate(pd->clk) / 1000 / pd->clks_per_count;
|
2012-10-24 10:57:27 +00:00
|
|
|
|
2020-03-24 12:32:16 +00:00
|
|
|
if (pd->bus_speed == I2C_MAX_STANDARD_MODE_FREQ) {
|
2012-10-24 10:57:27 +00:00
|
|
|
tLOW = 47; /* tLOW = 4.7 us */
|
|
|
|
tHIGH = 40; /* tHD;STA = tHIGH = 4.0 us */
|
|
|
|
tf = 3; /* tf = 0.3 us */
|
2020-03-24 12:32:16 +00:00
|
|
|
} else if (pd->bus_speed == I2C_MAX_FAST_MODE_FREQ) {
|
2012-10-24 10:57:27 +00:00
|
|
|
tLOW = 13; /* tLOW = 1.3 us */
|
|
|
|
tHIGH = 6; /* tHD;STA = tHIGH = 0.6 us */
|
|
|
|
tf = 3; /* tf = 0.3 us */
|
|
|
|
} else {
|
|
|
|
dev_err(pd->dev, "unrecognized bus speed %lu Hz\n",
|
|
|
|
pd->bus_speed);
|
2014-05-02 19:15:14 +00:00
|
|
|
return -EINVAL;
|
2010-03-11 10:06:02 +00:00
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:13 +00:00
|
|
|
pd->iccl = sh_mobile_i2c_iccl(i2c_clk_khz, tLOW, tf);
|
2014-05-02 19:15:15 +00:00
|
|
|
pd->icch = sh_mobile_i2c_icch(i2c_clk_khz, tHIGH, tf);
|
|
|
|
|
2017-12-18 21:58:00 +00:00
|
|
|
return sh_mobile_i2c_check_timing(pd);
|
i2c: i2c-sh_mobile: calculate clock parameters at driver probing time
Currently SCL clock parameters (ICCH/ICCL) are calculated in
activate_ch(), which gets called every time sh_mobile_i2c_xfer() is
processed, while each I2C bus speed is system-defined and in general
those parameters do not have to be updated over I2C transactions.
The only reason I could see having it transaction-time is to adjust
ICCH/ICCL values according to the operating frequency of the I2C
hardware block, in the face of DFS (Dynamic Frequency Scaling).
However, this won't be necessary.
The operating frequency of the I2C hardware block can change _even_
in the middle of I2C transactions. There is no way to prevent it
from happening, and I2C hardware block can work with such dynamic
frequency change, of course.
Another is that ICCH/ICCL clock parameters optimized for the faster
operating frequency, can also be applied to the slower operating
frequency, as long as slave devices work. However, the converse is
not true. It would violate SCL timing specs of the I2C standard.
What we can do now is to calculate the ICCH/ICCL clock parameters
according to the fastest operating clock of the I2C hardware block.
And if that's the case, that calculation should be done just once
at driver-module-init time.
This patch moves ICCH/ICCL calculating part from activate_ch() into
sh_mobile_i2c_init(), and call it from sh_mobile_i2c_probe().
Note that sh_mobile_i2c_init() just prepares clock parameters using
the clock rate and platform data provided, but does _not_ make any
hardware I/O accesses. We don't have to care about run-time PM
maintenance here.
Signed-off-by: Shinya Kuribayashi <shinya.kuribayashi.px@renesas.com>
Signed-off-by: Wolfram Sang <w.sang@pengutronix.de>
2012-10-24 10:56:51 +00:00
|
|
|
}
|
|
|
|
|
2017-12-18 21:58:01 +00:00
|
|
|
static int sh_mobile_i2c_v2_init(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
|
|
|
unsigned long clks_per_cycle;
|
|
|
|
|
|
|
|
/* L = 5, H = 4, L + H = 9 */
|
|
|
|
clks_per_cycle = clk_get_rate(pd->clk) / pd->bus_speed;
|
|
|
|
pd->iccl = DIV_ROUND_UP(clks_per_cycle * 5 / 9 - 1, pd->clks_per_count);
|
|
|
|
pd->icch = DIV_ROUND_UP(clks_per_cycle * 4 / 9 - 5, pd->clks_per_count);
|
|
|
|
|
|
|
|
return sh_mobile_i2c_check_timing(pd);
|
|
|
|
}
|
|
|
|
|
2019-01-16 21:05:51 +00:00
|
|
|
static unsigned char i2c_op(struct sh_mobile_i2c_data *pd, enum sh_mobile_i2c_op op)
|
2008-04-22 20:16:49 +00:00
|
|
|
{
|
|
|
|
unsigned char ret = 0;
|
|
|
|
unsigned long flags;
|
|
|
|
|
2019-01-16 21:05:51 +00:00
|
|
|
dev_dbg(pd->dev, "op %d\n", op);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
spin_lock_irqsave(&pd->lock, flags);
|
|
|
|
|
|
|
|
switch (op) {
|
2008-08-27 09:33:56 +00:00
|
|
|
case OP_START: /* issue start and trigger DTE interrupt */
|
2014-05-02 19:15:07 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_ICE | ICCR_TRS | ICCR_BBSY);
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
2019-01-16 21:05:51 +00:00
|
|
|
case OP_TX_FIRST: /* disable DTE interrupt and write client address */
|
2010-03-11 10:05:50 +00:00
|
|
|
iic_wr(pd, ICIC, ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
|
2019-01-16 21:05:51 +00:00
|
|
|
iic_wr(pd, ICDR, i2c_8bit_addr_from_msg(pd->msg));
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
2008-08-27 09:33:56 +00:00
|
|
|
case OP_TX: /* write data */
|
2019-01-16 21:05:51 +00:00
|
|
|
iic_wr(pd, ICDR, pd->msg->buf[pd->pos]);
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
2017-11-10 11:52:10 +00:00
|
|
|
case OP_TX_STOP: /* issue a stop (or rep_start) */
|
2014-05-02 19:15:07 +00:00
|
|
|
iic_wr(pd, ICCR, pd->send_stop ? ICCR_ICE | ICCR_TRS
|
|
|
|
: ICCR_ICE | ICCR_TRS | ICCR_BBSY);
|
2008-08-27 09:33:56 +00:00
|
|
|
break;
|
|
|
|
case OP_TX_TO_RX: /* select read mode */
|
2014-05-02 19:15:07 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_ICE | ICCR_SCP);
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
2008-08-27 09:33:56 +00:00
|
|
|
case OP_RX: /* just read data */
|
2010-03-11 10:05:50 +00:00
|
|
|
ret = iic_rd(pd, ICDR);
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
2008-08-27 09:33:56 +00:00
|
|
|
case OP_RX_STOP: /* enable DTE interrupt, issue stop */
|
2020-09-28 15:59:50 +00:00
|
|
|
if (!pd->atomic_xfer)
|
|
|
|
iic_wr(pd, ICIC,
|
|
|
|
ICIC_DTEE | ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
|
2014-05-02 19:15:07 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_ICE | ICCR_RACK);
|
2008-08-27 09:33:56 +00:00
|
|
|
break;
|
|
|
|
case OP_RX_STOP_DATA: /* enable DTE interrupt, read data, issue stop */
|
2020-09-28 15:59:50 +00:00
|
|
|
if (!pd->atomic_xfer)
|
|
|
|
iic_wr(pd, ICIC,
|
|
|
|
ICIC_DTEE | ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
|
2010-03-11 10:05:50 +00:00
|
|
|
ret = iic_rd(pd, ICDR);
|
2014-05-02 19:15:07 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_ICE | ICCR_RACK);
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&pd->lock, flags);
|
|
|
|
|
|
|
|
dev_dbg(pd->dev, "op %d, data out 0x%02x\n", op, ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2008-08-27 09:33:56 +00:00
|
|
|
static int sh_mobile_i2c_isr_tx(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
2014-11-07 10:11:41 +00:00
|
|
|
if (pd->pos == pd->msg->len) {
|
2019-01-16 21:05:51 +00:00
|
|
|
i2c_op(pd, OP_TX_STOP);
|
2008-08-27 09:33:56 +00:00
|
|
|
return 1;
|
2014-11-07 10:11:41 +00:00
|
|
|
}
|
2008-08-27 09:33:56 +00:00
|
|
|
|
2019-01-16 21:05:52 +00:00
|
|
|
if (pd->pos == -1)
|
2019-01-16 21:05:51 +00:00
|
|
|
i2c_op(pd, OP_TX_FIRST);
|
|
|
|
else
|
|
|
|
i2c_op(pd, OP_TX);
|
2008-08-27 09:33:56 +00:00
|
|
|
|
|
|
|
pd->pos++;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int sh_mobile_i2c_isr_rx(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
|
|
|
int real_pos;
|
|
|
|
|
2019-01-16 21:05:55 +00:00
|
|
|
/* switch from TX (address) to RX (data) adds two interrupts */
|
2019-01-16 21:05:54 +00:00
|
|
|
real_pos = pd->pos - 2;
|
2008-08-27 09:33:56 +00:00
|
|
|
|
2019-01-16 21:05:54 +00:00
|
|
|
if (pd->pos == -1) {
|
|
|
|
i2c_op(pd, OP_TX_FIRST);
|
|
|
|
} else if (pd->pos == 0) {
|
|
|
|
i2c_op(pd, OP_TX_TO_RX);
|
|
|
|
} else if (pd->pos == pd->msg->len) {
|
|
|
|
if (pd->stop_after_dma) {
|
|
|
|
/* Simulate PIO end condition after DMA transfer */
|
|
|
|
i2c_op(pd, OP_RX_STOP);
|
|
|
|
pd->pos++;
|
|
|
|
goto done;
|
2017-11-09 22:20:53 +00:00
|
|
|
}
|
2008-08-27 09:33:56 +00:00
|
|
|
|
2019-01-16 21:05:54 +00:00
|
|
|
if (real_pos < 0)
|
|
|
|
i2c_op(pd, OP_RX_STOP);
|
|
|
|
else
|
2019-05-09 04:43:46 +00:00
|
|
|
pd->msg->buf[real_pos] = i2c_op(pd, OP_RX_STOP_DATA);
|
2019-01-16 21:05:54 +00:00
|
|
|
} else if (real_pos >= 0) {
|
2019-05-09 04:43:46 +00:00
|
|
|
pd->msg->buf[real_pos] = i2c_op(pd, OP_RX);
|
2019-01-16 21:05:54 +00:00
|
|
|
}
|
2008-08-27 09:33:56 +00:00
|
|
|
|
2019-01-16 21:05:54 +00:00
|
|
|
done:
|
2008-08-27 09:33:56 +00:00
|
|
|
pd->pos++;
|
|
|
|
return pd->pos == (pd->msg->len + 2);
|
|
|
|
}
|
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
static irqreturn_t sh_mobile_i2c_isr(int irq, void *dev_id)
|
|
|
|
{
|
2014-12-04 16:20:49 +00:00
|
|
|
struct sh_mobile_i2c_data *pd = dev_id;
|
2008-08-27 09:33:56 +00:00
|
|
|
unsigned char sr;
|
2014-11-07 10:11:41 +00:00
|
|
|
int wakeup = 0;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2010-03-11 10:05:50 +00:00
|
|
|
sr = iic_rd(pd, ICSR);
|
2008-08-27 09:33:56 +00:00
|
|
|
pd->sr |= sr; /* remember state */
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
dev_dbg(pd->dev, "i2c_isr 0x%02x 0x%02x %s %d %d!\n", sr, pd->sr,
|
2008-08-27 09:33:56 +00:00
|
|
|
(pd->msg->flags & I2C_M_RD) ? "read" : "write",
|
|
|
|
pd->pos, pd->msg->len);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2014-11-07 10:11:41 +00:00
|
|
|
/* Kick off TxDMA after preface was done */
|
|
|
|
if (pd->dma_direction == DMA_TO_DEVICE && pd->pos == 0)
|
|
|
|
iic_set_clr(pd, ICIC, ICIC_TDMAE, 0);
|
|
|
|
else if (sr & (ICSR_AL | ICSR_TACK))
|
2008-08-27 09:33:56 +00:00
|
|
|
/* don't interrupt transaction - continue to issue stop */
|
2010-03-11 10:05:50 +00:00
|
|
|
iic_wr(pd, ICSR, sr & ~(ICSR_AL | ICSR_TACK));
|
2014-11-07 10:11:41 +00:00
|
|
|
else if (pd->msg->flags & I2C_M_RD)
|
2008-08-27 09:33:56 +00:00
|
|
|
wakeup = sh_mobile_i2c_isr_rx(pd);
|
|
|
|
else
|
|
|
|
wakeup = sh_mobile_i2c_isr_tx(pd);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2014-11-07 10:11:41 +00:00
|
|
|
/* Kick off RxDMA after preface was done */
|
|
|
|
if (pd->dma_direction == DMA_FROM_DEVICE && pd->pos == 1)
|
|
|
|
iic_set_clr(pd, ICIC, ICIC_RDMAE, 0);
|
|
|
|
|
2008-08-27 09:33:56 +00:00
|
|
|
if (sr & ICSR_WAIT) /* TODO: add delay here to support slow acks */
|
2010-03-11 10:05:50 +00:00
|
|
|
iic_wr(pd, ICSR, sr & ~ICSR_WAIT);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
if (wakeup) {
|
|
|
|
pd->sr |= SW_DONE;
|
2020-09-28 15:59:50 +00:00
|
|
|
if (!pd->atomic_xfer)
|
|
|
|
wake_up(&pd->wait);
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
2012-10-24 10:58:31 +00:00
|
|
|
/* defeat write posting to avoid spurious WAIT interrupts */
|
|
|
|
iic_rd(pd, ICSR);
|
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2021-12-08 08:45:43 +00:00
|
|
|
static void sh_mobile_i2c_cleanup_dma(struct sh_mobile_i2c_data *pd, bool terminate)
|
2014-11-19 12:43:22 +00:00
|
|
|
{
|
|
|
|
struct dma_chan *chan = pd->dma_direction == DMA_FROM_DEVICE
|
|
|
|
? pd->dma_rx : pd->dma_tx;
|
|
|
|
|
2021-12-08 08:45:43 +00:00
|
|
|
/* only allowed from thread context! */
|
|
|
|
if (terminate)
|
|
|
|
dmaengine_terminate_sync(chan);
|
|
|
|
|
2014-11-19 12:43:22 +00:00
|
|
|
dma_unmap_single(chan->device->dev, sg_dma_address(&pd->sg),
|
|
|
|
pd->msg->len, pd->dma_direction);
|
|
|
|
|
|
|
|
pd->dma_direction = DMA_NONE;
|
|
|
|
}
|
|
|
|
|
2014-11-07 10:11:41 +00:00
|
|
|
static void sh_mobile_i2c_dma_callback(void *data)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd = data;
|
|
|
|
|
2021-12-08 08:45:43 +00:00
|
|
|
sh_mobile_i2c_cleanup_dma(pd, false);
|
2014-11-07 10:11:41 +00:00
|
|
|
pd->pos = pd->msg->len;
|
2015-01-29 17:33:16 +00:00
|
|
|
pd->stop_after_dma = true;
|
2014-11-07 10:11:41 +00:00
|
|
|
|
|
|
|
iic_set_clr(pd, ICIC, 0, ICIC_TDMAE | ICIC_RDMAE);
|
|
|
|
}
|
|
|
|
|
2014-12-16 12:31:26 +00:00
|
|
|
static struct dma_chan *sh_mobile_i2c_request_dma_chan(struct device *dev,
|
|
|
|
enum dma_transfer_direction dir, dma_addr_t port_addr)
|
|
|
|
{
|
|
|
|
struct dma_chan *chan;
|
|
|
|
struct dma_slave_config cfg;
|
|
|
|
char *chan_name = dir == DMA_MEM_TO_DEV ? "tx" : "rx";
|
|
|
|
int ret;
|
|
|
|
|
2019-11-13 09:22:34 +00:00
|
|
|
chan = dma_request_chan(dev, chan_name);
|
2014-12-16 12:31:26 +00:00
|
|
|
if (IS_ERR(chan)) {
|
2017-08-15 20:36:24 +00:00
|
|
|
dev_dbg(dev, "request_channel failed for %s (%ld)\n", chan_name,
|
|
|
|
PTR_ERR(chan));
|
2014-12-16 12:31:26 +00:00
|
|
|
return chan;
|
|
|
|
}
|
|
|
|
|
|
|
|
memset(&cfg, 0, sizeof(cfg));
|
|
|
|
cfg.direction = dir;
|
|
|
|
if (dir == DMA_MEM_TO_DEV) {
|
|
|
|
cfg.dst_addr = port_addr;
|
|
|
|
cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;
|
|
|
|
} else {
|
|
|
|
cfg.src_addr = port_addr;
|
|
|
|
cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = dmaengine_slave_config(chan, &cfg);
|
|
|
|
if (ret) {
|
|
|
|
dev_dbg(dev, "slave_config failed for %s (%d)\n", chan_name, ret);
|
|
|
|
dma_release_channel(chan);
|
|
|
|
return ERR_PTR(ret);
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(dev, "got DMA channel for %s\n", chan_name);
|
|
|
|
return chan;
|
|
|
|
}
|
|
|
|
|
2014-11-07 10:11:41 +00:00
|
|
|
static void sh_mobile_i2c_xfer_dma(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
|
|
|
bool read = pd->msg->flags & I2C_M_RD;
|
|
|
|
enum dma_data_direction dir = read ? DMA_FROM_DEVICE : DMA_TO_DEVICE;
|
|
|
|
struct dma_chan *chan = read ? pd->dma_rx : pd->dma_tx;
|
|
|
|
struct dma_async_tx_descriptor *txdesc;
|
|
|
|
dma_addr_t dma_addr;
|
|
|
|
dma_cookie_t cookie;
|
|
|
|
|
2014-12-16 12:31:26 +00:00
|
|
|
if (PTR_ERR(chan) == -EPROBE_DEFER) {
|
|
|
|
if (read)
|
|
|
|
chan = pd->dma_rx = sh_mobile_i2c_request_dma_chan(pd->dev, DMA_DEV_TO_MEM,
|
|
|
|
pd->res->start + ICDR);
|
|
|
|
else
|
|
|
|
chan = pd->dma_tx = sh_mobile_i2c_request_dma_chan(pd->dev, DMA_MEM_TO_DEV,
|
|
|
|
pd->res->start + ICDR);
|
|
|
|
}
|
|
|
|
|
2014-12-16 12:31:25 +00:00
|
|
|
if (IS_ERR(chan))
|
2014-11-07 10:11:41 +00:00
|
|
|
return;
|
|
|
|
|
2017-11-04 20:20:08 +00:00
|
|
|
dma_addr = dma_map_single(chan->device->dev, pd->dma_buf, pd->msg->len, dir);
|
2016-08-24 09:19:28 +00:00
|
|
|
if (dma_mapping_error(chan->device->dev, dma_addr)) {
|
2014-11-07 10:11:41 +00:00
|
|
|
dev_dbg(pd->dev, "dma map failed, using PIO\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
sg_dma_len(&pd->sg) = pd->msg->len;
|
|
|
|
sg_dma_address(&pd->sg) = dma_addr;
|
|
|
|
|
|
|
|
pd->dma_direction = dir;
|
|
|
|
|
|
|
|
txdesc = dmaengine_prep_slave_sg(chan, &pd->sg, 1,
|
|
|
|
read ? DMA_DEV_TO_MEM : DMA_MEM_TO_DEV,
|
|
|
|
DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
|
|
|
|
if (!txdesc) {
|
|
|
|
dev_dbg(pd->dev, "dma prep slave sg failed, using PIO\n");
|
2021-12-08 08:45:43 +00:00
|
|
|
sh_mobile_i2c_cleanup_dma(pd, false);
|
2014-11-07 10:11:41 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
txdesc->callback = sh_mobile_i2c_dma_callback;
|
|
|
|
txdesc->callback_param = pd;
|
|
|
|
|
|
|
|
cookie = dmaengine_submit(txdesc);
|
|
|
|
if (dma_submit_error(cookie)) {
|
|
|
|
dev_dbg(pd->dev, "submitting dma failed, using PIO\n");
|
2021-12-08 08:45:43 +00:00
|
|
|
sh_mobile_i2c_cleanup_dma(pd, false);
|
2014-11-07 10:11:41 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
dma_async_issue_pending(chan);
|
|
|
|
}
|
|
|
|
|
2018-08-24 14:52:45 +00:00
|
|
|
static void start_ch(struct sh_mobile_i2c_data *pd, struct i2c_msg *usr_msg,
|
|
|
|
bool do_init)
|
2008-04-22 20:16:49 +00:00
|
|
|
{
|
2013-01-17 09:45:57 +00:00
|
|
|
if (do_init) {
|
|
|
|
/* Initialize channel registers */
|
2017-11-15 14:32:21 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_SCP);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2013-01-17 09:45:57 +00:00
|
|
|
/* Enable channel and configure rx ack */
|
2017-11-15 14:32:21 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_ICE | ICCR_SCP);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2013-01-17 09:45:57 +00:00
|
|
|
/* Set the clock */
|
|
|
|
iic_wr(pd, ICCL, pd->iccl & 0xff);
|
|
|
|
iic_wr(pd, ICCH, pd->icch & 0xff);
|
|
|
|
}
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
pd->msg = usr_msg;
|
|
|
|
pd->pos = -1;
|
|
|
|
pd->sr = 0;
|
|
|
|
|
2020-09-28 15:59:50 +00:00
|
|
|
if (pd->atomic_xfer)
|
|
|
|
return;
|
|
|
|
|
2017-11-04 20:20:08 +00:00
|
|
|
pd->dma_buf = i2c_get_dma_safe_msg_buf(pd->msg, 8);
|
|
|
|
if (pd->dma_buf)
|
2014-11-07 10:11:41 +00:00
|
|
|
sh_mobile_i2c_xfer_dma(pd);
|
|
|
|
|
2008-08-27 09:33:56 +00:00
|
|
|
/* Enable all interrupts to begin with */
|
2010-03-11 10:05:50 +00:00
|
|
|
iic_wr(pd, ICIC, ICIC_DTEE | ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
2013-01-17 09:45:57 +00:00
|
|
|
static int poll_dte(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 1000; i; i--) {
|
|
|
|
u_int8_t val = iic_rd(pd, ICSR);
|
|
|
|
|
|
|
|
if (val & ICSR_DTE)
|
|
|
|
break;
|
|
|
|
|
|
|
|
if (val & ICSR_TACK)
|
2014-05-02 19:15:08 +00:00
|
|
|
return -ENXIO;
|
2013-01-17 09:45:57 +00:00
|
|
|
|
|
|
|
udelay(10);
|
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:08 +00:00
|
|
|
return i ? 0 : -ETIMEDOUT;
|
2013-01-17 09:45:57 +00:00
|
|
|
}
|
|
|
|
|
2013-01-17 09:45:56 +00:00
|
|
|
static int poll_busy(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 1000; i; i--) {
|
|
|
|
u_int8_t val = iic_rd(pd, ICSR);
|
|
|
|
|
|
|
|
dev_dbg(pd->dev, "val 0x%02x pd->sr 0x%02x\n", val, pd->sr);
|
|
|
|
|
|
|
|
/* the interrupt handler may wake us up before the
|
|
|
|
* transfer is finished, so poll the hardware
|
|
|
|
* until we're done.
|
|
|
|
*/
|
|
|
|
if (!(val & ICSR_BUSY)) {
|
|
|
|
/* handle missing acknowledge and arbitration lost */
|
2014-05-02 19:15:08 +00:00
|
|
|
val |= pd->sr;
|
|
|
|
if (val & ICSR_TACK)
|
|
|
|
return -ENXIO;
|
|
|
|
if (val & ICSR_AL)
|
|
|
|
return -EAGAIN;
|
2013-01-17 09:45:56 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
udelay(10);
|
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:08 +00:00
|
|
|
return i ? 0 : -ETIMEDOUT;
|
2013-01-17 09:45:56 +00:00
|
|
|
}
|
|
|
|
|
2020-09-28 15:59:50 +00:00
|
|
|
static int sh_mobile_xfer(struct sh_mobile_i2c_data *pd,
|
|
|
|
struct i2c_msg *msgs, int num)
|
2008-04-22 20:16:49 +00:00
|
|
|
{
|
|
|
|
struct i2c_msg *msg;
|
|
|
|
int err = 0;
|
2015-06-20 19:03:22 +00:00
|
|
|
int i;
|
2020-09-28 15:59:50 +00:00
|
|
|
long time_left;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2017-11-02 12:47:29 +00:00
|
|
|
/* Wake up device and enable clock */
|
|
|
|
pm_runtime_get_sync(pd->dev);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
/* Process all messages */
|
|
|
|
for (i = 0; i < num; i++) {
|
2013-01-17 09:45:57 +00:00
|
|
|
bool do_start = pd->send_stop || !i;
|
2008-04-22 20:16:49 +00:00
|
|
|
msg = &msgs[i];
|
2013-01-17 09:45:57 +00:00
|
|
|
pd->send_stop = i == num - 1 || msg->flags & I2C_M_STOP;
|
2015-01-29 17:33:16 +00:00
|
|
|
pd->stop_after_dma = false;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2018-08-24 14:52:45 +00:00
|
|
|
start_ch(pd, msg, do_start);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2013-01-17 09:45:57 +00:00
|
|
|
if (do_start)
|
2019-01-16 21:05:51 +00:00
|
|
|
i2c_op(pd, OP_START);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2020-09-28 15:59:50 +00:00
|
|
|
if (pd->atomic_xfer) {
|
|
|
|
unsigned long j = jiffies + pd->adap.timeout;
|
|
|
|
|
|
|
|
time_left = time_before_eq(jiffies, j);
|
|
|
|
while (time_left &&
|
|
|
|
!(pd->sr & (ICSR_TACK | SW_DONE))) {
|
|
|
|
unsigned char sr = iic_rd(pd, ICSR);
|
|
|
|
|
|
|
|
if (sr & (ICSR_AL | ICSR_TACK |
|
|
|
|
ICSR_WAIT | ICSR_DTE)) {
|
|
|
|
sh_mobile_i2c_isr(0, pd);
|
|
|
|
udelay(150);
|
|
|
|
} else {
|
|
|
|
cpu_relax();
|
|
|
|
}
|
|
|
|
time_left = time_before_eq(jiffies, j);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
/* The interrupt handler takes care of the rest... */
|
|
|
|
time_left = wait_event_timeout(pd->wait,
|
|
|
|
pd->sr & (ICSR_TACK | SW_DONE),
|
|
|
|
pd->adap.timeout);
|
|
|
|
|
|
|
|
/* 'stop_after_dma' tells if DMA xfer was complete */
|
|
|
|
i2c_put_dma_safe_msg_buf(pd->dma_buf, pd->msg,
|
|
|
|
pd->stop_after_dma);
|
|
|
|
}
|
2018-08-24 14:52:46 +00:00
|
|
|
|
2020-09-28 15:59:50 +00:00
|
|
|
if (!time_left) {
|
2008-04-22 20:16:49 +00:00
|
|
|
dev_err(pd->dev, "Transfer request timed out\n");
|
2014-11-07 10:11:41 +00:00
|
|
|
if (pd->dma_direction != DMA_NONE)
|
2021-12-08 08:45:43 +00:00
|
|
|
sh_mobile_i2c_cleanup_dma(pd, true);
|
2014-11-07 10:11:41 +00:00
|
|
|
|
2013-01-17 09:45:55 +00:00
|
|
|
err = -ETIMEDOUT;
|
|
|
|
break;
|
|
|
|
}
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2013-01-17 09:45:57 +00:00
|
|
|
if (pd->send_stop)
|
|
|
|
err = poll_busy(pd);
|
|
|
|
else
|
|
|
|
err = poll_dte(pd);
|
2013-01-17 09:45:56 +00:00
|
|
|
if (err < 0)
|
2008-04-22 20:16:49 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2017-11-02 12:47:29 +00:00
|
|
|
/* Disable channel */
|
2017-11-15 14:32:21 +00:00
|
|
|
iic_wr(pd, ICCR, ICCR_SCP);
|
2017-11-02 12:47:29 +00:00
|
|
|
|
|
|
|
/* Disable clock and mark device as idle */
|
|
|
|
pm_runtime_put_sync(pd->dev);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2017-11-02 12:47:31 +00:00
|
|
|
return err ?: num;
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
2020-09-28 15:59:50 +00:00
|
|
|
static int sh_mobile_i2c_xfer(struct i2c_adapter *adapter,
|
|
|
|
struct i2c_msg *msgs,
|
|
|
|
int num)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd = i2c_get_adapdata(adapter);
|
|
|
|
|
|
|
|
pd->atomic_xfer = false;
|
|
|
|
return sh_mobile_xfer(pd, msgs, num);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int sh_mobile_i2c_xfer_atomic(struct i2c_adapter *adapter,
|
|
|
|
struct i2c_msg *msgs,
|
|
|
|
int num)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd = i2c_get_adapdata(adapter);
|
|
|
|
|
|
|
|
pd->atomic_xfer = true;
|
|
|
|
return sh_mobile_xfer(pd, msgs, num);
|
|
|
|
}
|
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
static u32 sh_mobile_i2c_func(struct i2c_adapter *adapter)
|
|
|
|
{
|
2013-01-17 09:45:57 +00:00
|
|
|
return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL | I2C_FUNC_PROTOCOL_MANGLING;
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
2017-01-27 18:06:17 +00:00
|
|
|
static const struct i2c_algorithm sh_mobile_i2c_algorithm = {
|
2020-09-28 15:59:50 +00:00
|
|
|
.functionality = sh_mobile_i2c_func,
|
|
|
|
.master_xfer = sh_mobile_i2c_xfer,
|
|
|
|
.master_xfer_atomic = sh_mobile_i2c_xfer_atomic,
|
2008-04-22 20:16:49 +00:00
|
|
|
};
|
|
|
|
|
2018-07-23 20:26:16 +00:00
|
|
|
static const struct i2c_adapter_quirks sh_mobile_i2c_quirks = {
|
|
|
|
.flags = I2C_AQ_NO_ZERO_LEN_READ,
|
|
|
|
};
|
|
|
|
|
2015-06-09 07:14:39 +00:00
|
|
|
/*
|
2019-01-16 21:05:55 +00:00
|
|
|
* r8a7740 has an errata regarding I2C I/O pad reset needing this workaround.
|
2015-06-09 07:14:39 +00:00
|
|
|
*/
|
2017-12-18 21:57:57 +00:00
|
|
|
static int sh_mobile_i2c_r8a7740_workaround(struct sh_mobile_i2c_data *pd)
|
2015-06-09 07:14:39 +00:00
|
|
|
{
|
|
|
|
iic_set_clr(pd, ICCR, ICCR_ICE, 0);
|
|
|
|
iic_rd(pd, ICCR); /* dummy read */
|
|
|
|
|
|
|
|
iic_set_clr(pd, ICSTART, ICSTART_ICSTART, 0);
|
|
|
|
iic_rd(pd, ICSTART); /* dummy read */
|
|
|
|
|
|
|
|
udelay(10);
|
|
|
|
|
|
|
|
iic_wr(pd, ICCR, ICCR_SCP);
|
|
|
|
iic_wr(pd, ICSTART, 0);
|
|
|
|
|
|
|
|
udelay(10);
|
|
|
|
|
|
|
|
iic_wr(pd, ICCR, ICCR_TRS);
|
|
|
|
udelay(10);
|
|
|
|
iic_wr(pd, ICCR, 0);
|
|
|
|
udelay(10);
|
|
|
|
iic_wr(pd, ICCR, ICCR_TRS);
|
|
|
|
udelay(10);
|
2017-12-18 21:57:57 +00:00
|
|
|
|
2017-12-18 21:57:58 +00:00
|
|
|
return sh_mobile_i2c_init(pd);
|
2015-06-09 07:14:39 +00:00
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:16 +00:00
|
|
|
static const struct sh_mobile_dt_config default_dt_config = {
|
|
|
|
.clks_per_count = 1,
|
2017-12-18 21:57:58 +00:00
|
|
|
.setup = sh_mobile_i2c_init,
|
2014-05-02 19:15:16 +00:00
|
|
|
};
|
|
|
|
|
2014-11-06 11:52:07 +00:00
|
|
|
static const struct sh_mobile_dt_config fast_clock_dt_config = {
|
2014-05-02 19:15:16 +00:00
|
|
|
.clks_per_count = 2,
|
2017-12-18 21:57:58 +00:00
|
|
|
.setup = sh_mobile_i2c_init,
|
2014-05-02 19:15:16 +00:00
|
|
|
};
|
|
|
|
|
2017-12-18 21:58:01 +00:00
|
|
|
static const struct sh_mobile_dt_config v2_freq_calc_dt_config = {
|
|
|
|
.clks_per_count = 2,
|
|
|
|
.setup = sh_mobile_i2c_v2_init,
|
|
|
|
};
|
|
|
|
|
2015-06-09 07:14:39 +00:00
|
|
|
static const struct sh_mobile_dt_config r8a7740_dt_config = {
|
|
|
|
.clks_per_count = 1,
|
|
|
|
.setup = sh_mobile_i2c_r8a7740_workaround,
|
|
|
|
};
|
|
|
|
|
2014-05-02 19:15:16 +00:00
|
|
|
static const struct of_device_id sh_mobile_i2c_dt_ids[] = {
|
2014-11-06 11:52:07 +00:00
|
|
|
{ .compatible = "renesas,iic-r8a73a4", .data = &fast_clock_dt_config },
|
2015-06-09 07:14:39 +00:00
|
|
|
{ .compatible = "renesas,iic-r8a7740", .data = &r8a7740_dt_config },
|
2021-05-06 11:15:40 +00:00
|
|
|
{ .compatible = "renesas,iic-r8a774c0", .data = &v2_freq_calc_dt_config },
|
2017-12-18 21:58:02 +00:00
|
|
|
{ .compatible = "renesas,iic-r8a7790", .data = &v2_freq_calc_dt_config },
|
2019-02-05 17:00:46 +00:00
|
|
|
{ .compatible = "renesas,iic-r8a7791", .data = &v2_freq_calc_dt_config },
|
|
|
|
{ .compatible = "renesas,iic-r8a7792", .data = &v2_freq_calc_dt_config },
|
|
|
|
{ .compatible = "renesas,iic-r8a7793", .data = &v2_freq_calc_dt_config },
|
|
|
|
{ .compatible = "renesas,iic-r8a7794", .data = &v2_freq_calc_dt_config },
|
2019-02-04 22:00:10 +00:00
|
|
|
{ .compatible = "renesas,iic-r8a7795", .data = &v2_freq_calc_dt_config },
|
|
|
|
{ .compatible = "renesas,iic-r8a77990", .data = &v2_freq_calc_dt_config },
|
2014-11-06 11:52:07 +00:00
|
|
|
{ .compatible = "renesas,iic-sh73a0", .data = &fast_clock_dt_config },
|
2019-02-05 17:00:46 +00:00
|
|
|
{ .compatible = "renesas,rcar-gen2-iic", .data = &v2_freq_calc_dt_config },
|
2019-02-04 22:00:10 +00:00
|
|
|
{ .compatible = "renesas,rcar-gen3-iic", .data = &v2_freq_calc_dt_config },
|
2016-12-07 10:39:36 +00:00
|
|
|
{ .compatible = "renesas,rmobile-iic", .data = &default_dt_config },
|
2014-05-02 19:15:16 +00:00
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, sh_mobile_i2c_dt_ids);
|
|
|
|
|
2014-11-07 10:11:41 +00:00
|
|
|
static void sh_mobile_i2c_release_dma(struct sh_mobile_i2c_data *pd)
|
|
|
|
{
|
2014-12-16 12:31:25 +00:00
|
|
|
if (!IS_ERR(pd->dma_tx)) {
|
2014-11-07 10:11:41 +00:00
|
|
|
dma_release_channel(pd->dma_tx);
|
2014-12-16 12:31:25 +00:00
|
|
|
pd->dma_tx = ERR_PTR(-EPROBE_DEFER);
|
2014-11-07 10:11:41 +00:00
|
|
|
}
|
|
|
|
|
2014-12-16 12:31:25 +00:00
|
|
|
if (!IS_ERR(pd->dma_rx)) {
|
2014-11-07 10:11:41 +00:00
|
|
|
dma_release_channel(pd->dma_rx);
|
2014-12-16 12:31:25 +00:00
|
|
|
pd->dma_rx = ERR_PTR(-EPROBE_DEFER);
|
2014-11-07 10:11:41 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-12-04 16:20:49 +00:00
|
|
|
static int sh_mobile_i2c_hook_irqs(struct platform_device *dev, struct sh_mobile_i2c_data *pd)
|
2008-04-22 20:16:49 +00:00
|
|
|
{
|
|
|
|
struct resource *res;
|
2014-05-02 19:15:12 +00:00
|
|
|
resource_size_t n;
|
|
|
|
int k = 0, ret;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
while ((res = platform_get_resource(dev, IORESOURCE_IRQ, k))) {
|
2014-05-02 19:15:12 +00:00
|
|
|
for (n = res->start; n <= res->end; n++) {
|
|
|
|
ret = devm_request_irq(&dev->dev, n, sh_mobile_i2c_isr,
|
2014-12-04 16:20:49 +00:00
|
|
|
0, dev_name(&dev->dev), pd);
|
2014-05-02 19:15:12 +00:00
|
|
|
if (ret) {
|
|
|
|
dev_err(&dev->dev, "cannot request IRQ %pa\n", &n);
|
|
|
|
return ret;
|
2010-08-02 07:16:37 +00:00
|
|
|
}
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
k++;
|
|
|
|
}
|
|
|
|
|
2014-05-02 19:15:12 +00:00
|
|
|
return k > 0 ? 0 : -ENOENT;
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int sh_mobile_i2c_probe(struct platform_device *dev)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd;
|
|
|
|
struct i2c_adapter *adap;
|
|
|
|
struct resource *res;
|
2017-10-04 12:17:05 +00:00
|
|
|
const struct sh_mobile_dt_config *config;
|
2008-04-22 20:16:49 +00:00
|
|
|
int ret;
|
2014-05-02 19:15:09 +00:00
|
|
|
u32 bus_speed;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2014-05-02 19:15:11 +00:00
|
|
|
pd = devm_kzalloc(&dev->dev, sizeof(struct sh_mobile_i2c_data), GFP_KERNEL);
|
|
|
|
if (!pd)
|
2008-04-22 20:16:49 +00:00
|
|
|
return -ENOMEM;
|
|
|
|
|
2014-05-02 19:15:11 +00:00
|
|
|
pd->clk = devm_clk_get(&dev->dev, NULL);
|
2008-04-22 20:16:49 +00:00
|
|
|
if (IS_ERR(pd->clk)) {
|
2011-04-21 13:20:39 +00:00
|
|
|
dev_err(&dev->dev, "cannot get clock\n");
|
2014-05-02 19:15:11 +00:00
|
|
|
return PTR_ERR(pd->clk);
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
2014-12-04 16:20:49 +00:00
|
|
|
ret = sh_mobile_i2c_hook_irqs(dev, pd);
|
2014-05-02 19:15:12 +00:00
|
|
|
if (ret)
|
2014-05-02 19:15:11 +00:00
|
|
|
return ret;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
pd->dev = &dev->dev;
|
|
|
|
platform_set_drvdata(dev, pd);
|
|
|
|
|
|
|
|
res = platform_get_resource(dev, IORESOURCE_MEM, 0);
|
|
|
|
|
2014-12-16 12:31:26 +00:00
|
|
|
pd->res = res;
|
2014-05-02 19:15:11 +00:00
|
|
|
pd->reg = devm_ioremap_resource(&dev->dev, res);
|
2014-05-02 19:15:12 +00:00
|
|
|
if (IS_ERR(pd->reg))
|
|
|
|
return PTR_ERR(pd->reg);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
2014-05-02 19:15:09 +00:00
|
|
|
ret = of_property_read_u32(dev->dev.of_node, "clock-frequency", &bus_speed);
|
2020-03-24 12:32:16 +00:00
|
|
|
pd->bus_speed = (ret || !bus_speed) ? I2C_MAX_STANDARD_MODE_FREQ : bus_speed;
|
2012-10-24 10:58:10 +00:00
|
|
|
pd->clks_per_count = 1;
|
2014-05-02 19:15:16 +00:00
|
|
|
|
2017-12-18 21:57:56 +00:00
|
|
|
/* Newer variants come with two new bits in ICIC */
|
|
|
|
if (resource_size(res) > 0x17)
|
|
|
|
pd->flags |= IIC_FLAG_HAS_ICIC67;
|
|
|
|
|
2017-12-18 21:57:59 +00:00
|
|
|
pm_runtime_enable(&dev->dev);
|
|
|
|
pm_runtime_get_sync(&dev->dev);
|
|
|
|
|
2017-10-04 12:17:05 +00:00
|
|
|
config = of_device_get_match_data(&dev->dev);
|
|
|
|
if (config) {
|
2017-05-18 21:11:40 +00:00
|
|
|
pd->clks_per_count = config->clks_per_count;
|
2017-12-18 21:57:58 +00:00
|
|
|
ret = config->setup(pd);
|
|
|
|
} else {
|
|
|
|
ret = sh_mobile_i2c_init(pd);
|
2014-05-02 19:15:16 +00:00
|
|
|
}
|
2017-12-18 21:57:59 +00:00
|
|
|
|
|
|
|
pm_runtime_put_sync(&dev->dev);
|
2014-05-02 19:15:14 +00:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
i2c: i2c-sh_mobile: calculate clock parameters at driver probing time
Currently SCL clock parameters (ICCH/ICCL) are calculated in
activate_ch(), which gets called every time sh_mobile_i2c_xfer() is
processed, while each I2C bus speed is system-defined and in general
those parameters do not have to be updated over I2C transactions.
The only reason I could see having it transaction-time is to adjust
ICCH/ICCL values according to the operating frequency of the I2C
hardware block, in the face of DFS (Dynamic Frequency Scaling).
However, this won't be necessary.
The operating frequency of the I2C hardware block can change _even_
in the middle of I2C transactions. There is no way to prevent it
from happening, and I2C hardware block can work with such dynamic
frequency change, of course.
Another is that ICCH/ICCL clock parameters optimized for the faster
operating frequency, can also be applied to the slower operating
frequency, as long as slave devices work. However, the converse is
not true. It would violate SCL timing specs of the I2C standard.
What we can do now is to calculate the ICCH/ICCL clock parameters
according to the fastest operating clock of the I2C hardware block.
And if that's the case, that calculation should be done just once
at driver-module-init time.
This patch moves ICCH/ICCL calculating part from activate_ch() into
sh_mobile_i2c_init(), and call it from sh_mobile_i2c_probe().
Note that sh_mobile_i2c_init() just prepares clock parameters using
the clock rate and platform data provided, but does _not_ make any
hardware I/O accesses. We don't have to care about run-time PM
maintenance here.
Signed-off-by: Shinya Kuribayashi <shinya.kuribayashi.px@renesas.com>
Signed-off-by: Wolfram Sang <w.sang@pengutronix.de>
2012-10-24 10:56:51 +00:00
|
|
|
|
2014-11-07 10:11:41 +00:00
|
|
|
/* Init DMA */
|
|
|
|
sg_init_table(&pd->sg, 1);
|
|
|
|
pd->dma_direction = DMA_NONE;
|
2014-12-16 12:31:26 +00:00
|
|
|
pd->dma_rx = pd->dma_tx = ERR_PTR(-EPROBE_DEFER);
|
2014-11-07 10:11:41 +00:00
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
/* setup the private data */
|
|
|
|
adap = &pd->adap;
|
|
|
|
i2c_set_adapdata(adap, pd);
|
|
|
|
|
|
|
|
adap->owner = THIS_MODULE;
|
|
|
|
adap->algo = &sh_mobile_i2c_algorithm;
|
2018-07-23 20:26:16 +00:00
|
|
|
adap->quirks = &sh_mobile_i2c_quirks;
|
2008-04-22 20:16:49 +00:00
|
|
|
adap->dev.parent = &dev->dev;
|
|
|
|
adap->retries = 5;
|
|
|
|
adap->nr = dev->id;
|
2012-03-30 08:44:02 +00:00
|
|
|
adap->dev.of_node = dev->dev.of_node;
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
strlcpy(adap->name, dev->name, sizeof(adap->name));
|
|
|
|
|
2008-10-31 11:20:55 +00:00
|
|
|
spin_lock_init(&pd->lock);
|
|
|
|
init_waitqueue_head(&pd->wait);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
ret = i2c_add_numbered_adapter(adap);
|
|
|
|
if (ret < 0) {
|
2014-11-07 10:11:41 +00:00
|
|
|
sh_mobile_i2c_release_dma(pd);
|
2014-05-02 19:15:12 +00:00
|
|
|
return ret;
|
2008-04-22 20:16:49 +00:00
|
|
|
}
|
|
|
|
|
2014-12-16 12:31:26 +00:00
|
|
|
dev_info(&dev->dev, "I2C adapter %d, bus speed %lu Hz\n", adap->nr, pd->bus_speed);
|
2012-03-30 08:44:02 +00:00
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int sh_mobile_i2c_remove(struct platform_device *dev)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd = platform_get_drvdata(dev);
|
|
|
|
|
|
|
|
i2c_del_adapter(&pd->adap);
|
2014-11-07 10:11:41 +00:00
|
|
|
sh_mobile_i2c_release_dma(pd);
|
2009-08-14 10:48:59 +00:00
|
|
|
pm_runtime_disable(&dev->dev);
|
2008-04-22 20:16:49 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2020-10-13 14:12:01 +00:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
static int sh_mobile_i2c_suspend(struct device *dev)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd = dev_get_drvdata(dev);
|
|
|
|
|
|
|
|
i2c_mark_adapter_suspended(&pd->adap);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int sh_mobile_i2c_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
struct sh_mobile_i2c_data *pd = dev_get_drvdata(dev);
|
|
|
|
|
|
|
|
i2c_mark_adapter_resumed(&pd->adap);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct dev_pm_ops sh_mobile_i2c_pm_ops = {
|
|
|
|
SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(sh_mobile_i2c_suspend,
|
|
|
|
sh_mobile_i2c_resume)
|
|
|
|
};
|
|
|
|
|
|
|
|
#define DEV_PM_OPS (&sh_mobile_i2c_pm_ops)
|
|
|
|
#else
|
|
|
|
#define DEV_PM_OPS NULL
|
|
|
|
#endif /* CONFIG_PM_SLEEP */
|
|
|
|
|
2008-04-22 20:16:49 +00:00
|
|
|
static struct platform_driver sh_mobile_i2c_driver = {
|
|
|
|
.driver = {
|
|
|
|
.name = "i2c-sh_mobile",
|
2012-03-30 08:44:02 +00:00
|
|
|
.of_match_table = sh_mobile_i2c_dt_ids,
|
2020-10-13 14:12:01 +00:00
|
|
|
.pm = DEV_PM_OPS,
|
2008-04-22 20:16:49 +00:00
|
|
|
},
|
|
|
|
.probe = sh_mobile_i2c_probe,
|
|
|
|
.remove = sh_mobile_i2c_remove,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init sh_mobile_i2c_adap_init(void)
|
|
|
|
{
|
|
|
|
return platform_driver_register(&sh_mobile_i2c_driver);
|
|
|
|
}
|
2014-11-07 10:11:41 +00:00
|
|
|
subsys_initcall(sh_mobile_i2c_adap_init);
|
2008-04-22 20:16:49 +00:00
|
|
|
|
|
|
|
static void __exit sh_mobile_i2c_adap_exit(void)
|
|
|
|
{
|
|
|
|
platform_driver_unregister(&sh_mobile_i2c_driver);
|
|
|
|
}
|
|
|
|
module_exit(sh_mobile_i2c_adap_exit);
|
|
|
|
|
|
|
|
MODULE_DESCRIPTION("SuperH Mobile I2C Bus Controller driver");
|
2020-06-11 11:05:34 +00:00
|
|
|
MODULE_AUTHOR("Magnus Damm");
|
|
|
|
MODULE_AUTHOR("Wolfram Sang");
|
2008-04-22 20:16:49 +00:00
|
|
|
MODULE_LICENSE("GPL v2");
|
2011-04-15 18:18:57 +00:00
|
|
|
MODULE_ALIAS("platform:i2c-sh_mobile");
|