2019-05-27 06:55:21 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2012-03-03 20:19:52 +00:00
|
|
|
/*
|
2012-08-14 19:23:43 +00:00
|
|
|
* drivers/media/i2c/smiapp/smiapp-reg.h
|
2012-03-03 20:19:52 +00:00
|
|
|
*
|
|
|
|
* Generic driver for SMIA/SMIA++ compliant camera modules
|
|
|
|
*
|
|
|
|
* Copyright (C) 2011--2012 Nokia Corporation
|
2012-10-28 09:44:17 +00:00
|
|
|
* Contact: Sakari Ailus <sakari.ailus@iki.fi>
|
2012-03-03 20:19:52 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __SMIAPP_REG_H_
|
|
|
|
#define __SMIAPP_REG_H_
|
|
|
|
|
2019-09-23 13:05:37 +00:00
|
|
|
#include <linux/bits.h>
|
|
|
|
|
2012-03-03 20:19:52 +00:00
|
|
|
#include "smiapp-reg-defs.h"
|
|
|
|
|
|
|
|
/* Bits for above register */
|
2019-09-23 13:05:37 +00:00
|
|
|
#define SMIAPP_IMAGE_ORIENTATION_HFLIP BIT(0)
|
|
|
|
#define SMIAPP_IMAGE_ORIENTATION_VFLIP BIT(1)
|
|
|
|
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_CTRL_EN BIT(0)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_CTRL_WR_EN BIT(1)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_CTRL_ERR_CLEAR BIT(2)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_STATUS_RD_READY BIT(0)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_STATUS_WR_READY BIT(1)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_STATUS_EDATA BIT(2)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_1_STATUS_EUSAGE BIT(3)
|
|
|
|
|
2019-09-24 07:58:01 +00:00
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_CAPABILITY_SUPPORTED BIT(0)
|
|
|
|
#define SMIAPP_DATA_TRANSFER_IF_CAPABILITY_POLL BIT(2)
|
|
|
|
|
2019-09-23 13:05:37 +00:00
|
|
|
#define SMIAPP_SOFTWARE_RESET BIT(0)
|
|
|
|
|
|
|
|
#define SMIAPP_FLASH_MODE_CAPABILITY_SINGLE_STROBE BIT(0)
|
|
|
|
#define SMIAPP_FLASH_MODE_CAPABILITY_MULTIPLE_STROBE BIT(1)
|
2012-03-03 20:19:52 +00:00
|
|
|
|
2020-02-11 17:22:51 +00:00
|
|
|
#define SMIAPP_CSI_SIGNALLING_MODE_CCP2_DATA_CLOCK 0
|
|
|
|
#define SMIAPP_CSI_SIGNALLING_MODE_CCP2_DATA_STROBE 1
|
|
|
|
#define SMIAPP_CSI_SIGNALLING_MODE_CSI2 2
|
|
|
|
|
2012-03-03 20:19:52 +00:00
|
|
|
#define SMIAPP_DPHY_CTRL_AUTOMATIC 0
|
|
|
|
/* DPHY control based on REQUESTED_LINK_BIT_RATE_MBPS */
|
|
|
|
#define SMIAPP_DPHY_CTRL_UI 1
|
|
|
|
#define SMIAPP_DPHY_CTRL_REGISTER 2
|
|
|
|
|
|
|
|
#define SMIAPP_COMPRESSION_MODE_SIMPLE_PREDICTOR 1
|
|
|
|
#define SMIAPP_COMPRESSION_MODE_ADVANCED_PREDICTOR 2
|
|
|
|
|
|
|
|
#define SMIAPP_MODE_SELECT_SOFTWARE_STANDBY 0
|
|
|
|
#define SMIAPP_MODE_SELECT_STREAMING 1
|
|
|
|
|
|
|
|
#define SMIAPP_SCALING_MODE_NONE 0
|
|
|
|
#define SMIAPP_SCALING_MODE_HORIZONTAL 1
|
|
|
|
#define SMIAPP_SCALING_MODE_BOTH 2
|
|
|
|
|
|
|
|
#define SMIAPP_SCALING_CAPABILITY_NONE 0
|
|
|
|
#define SMIAPP_SCALING_CAPABILITY_HORIZONTAL 1
|
|
|
|
#define SMIAPP_SCALING_CAPABILITY_BOTH 2 /* horizontal/both */
|
|
|
|
|
|
|
|
/* digital crop right before scaler */
|
|
|
|
#define SMIAPP_DIGITAL_CROP_CAPABILITY_NONE 0
|
|
|
|
#define SMIAPP_DIGITAL_CROP_CAPABILITY_INPUT_CROP 1
|
|
|
|
|
|
|
|
#define SMIAPP_BINNING_CAPABILITY_NO 0
|
|
|
|
#define SMIAPP_BINNING_CAPABILITY_YES 1
|
|
|
|
|
|
|
|
/* Maximum number of binning subtypes */
|
|
|
|
#define SMIAPP_BINNING_SUBTYPES 253
|
|
|
|
|
|
|
|
#define SMIAPP_PIXEL_ORDER_GRBG 0
|
|
|
|
#define SMIAPP_PIXEL_ORDER_RGGB 1
|
|
|
|
#define SMIAPP_PIXEL_ORDER_BGGR 2
|
|
|
|
#define SMIAPP_PIXEL_ORDER_GBRG 3
|
|
|
|
|
|
|
|
#define SMIAPP_DATA_FORMAT_MODEL_TYPE_NORMAL 1
|
|
|
|
#define SMIAPP_DATA_FORMAT_MODEL_TYPE_EXTENDED 2
|
|
|
|
#define SMIAPP_DATA_FORMAT_MODEL_TYPE_NORMAL_N 8
|
|
|
|
#define SMIAPP_DATA_FORMAT_MODEL_TYPE_EXTENDED_N 16
|
|
|
|
|
|
|
|
#define SMIAPP_FRAME_FORMAT_MODEL_TYPE_2BYTE 0x01
|
|
|
|
#define SMIAPP_FRAME_FORMAT_MODEL_TYPE_4BYTE 0x02
|
|
|
|
#define SMIAPP_FRAME_FORMAT_MODEL_SUBTYPE_NROWS_MASK 0x0f
|
|
|
|
#define SMIAPP_FRAME_FORMAT_MODEL_SUBTYPE_NCOLS_MASK 0xf0
|
|
|
|
#define SMIAPP_FRAME_FORMAT_MODEL_SUBTYPE_NCOLS_SHIFT 4
|
|
|
|
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_2_PIXELCODE_MASK 0xf000
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_2_PIXELCODE_SHIFT 12
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_2_PIXELS_MASK 0x0fff
|
|
|
|
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_4_PIXELCODE_MASK 0xf0000000
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_4_PIXELCODE_SHIFT 28
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_4_PIXELS_MASK 0x0000ffff
|
|
|
|
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_PIXELCODE_EMBEDDED 1
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_PIXELCODE_DUMMY 2
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_PIXELCODE_BLACK 3
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_PIXELCODE_DARK 4
|
|
|
|
#define SMIAPP_FRAME_FORMAT_DESC_PIXELCODE_VISIBLE 5
|
|
|
|
|
|
|
|
#define SMIAPP_FAST_STANDBY_CTRL_COMPLETE_FRAMES 0
|
|
|
|
#define SMIAPP_FAST_STANDBY_CTRL_IMMEDIATE 1
|
|
|
|
|
|
|
|
/* Scaling N factor */
|
|
|
|
#define SMIAPP_SCALE_N 16
|
|
|
|
|
|
|
|
/* Image statistics registers */
|
|
|
|
/* Registers 0x2000 to 0x2fff are reserved for future
|
|
|
|
* use for statistics features.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Manufacturer Specific Registers: 0x3000 to 0x3fff
|
|
|
|
* The manufacturer specifies these as a black box.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#endif /* __SMIAPP_REG_H_ */
|