2017-07-11 01:07:09 +00:00
|
|
|
/*
|
|
|
|
* Copied from arch/arm64/kernel/cpufeature.c
|
|
|
|
*
|
|
|
|
* Copyright (C) 2015 ARM Ltd.
|
|
|
|
* Copyright (C) 2017 SiFive
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/of.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/hwcap.h>
|
2019-02-22 19:41:40 +00:00
|
|
|
#include <asm/smp.h>
|
2017-07-11 01:07:09 +00:00
|
|
|
|
|
|
|
unsigned long elf_hwcap __read_mostly;
|
2018-10-09 02:18:34 +00:00
|
|
|
#ifdef CONFIG_FPU
|
|
|
|
bool has_fpu __read_mostly;
|
|
|
|
#endif
|
2017-07-11 01:07:09 +00:00
|
|
|
|
|
|
|
void riscv_fill_hwcap(void)
|
|
|
|
{
|
2019-01-18 14:03:08 +00:00
|
|
|
struct device_node *node;
|
2017-07-11 01:07:09 +00:00
|
|
|
const char *isa;
|
|
|
|
size_t i;
|
|
|
|
static unsigned long isa2hwcap[256] = {0};
|
|
|
|
|
|
|
|
isa2hwcap['i'] = isa2hwcap['I'] = COMPAT_HWCAP_ISA_I;
|
|
|
|
isa2hwcap['m'] = isa2hwcap['M'] = COMPAT_HWCAP_ISA_M;
|
|
|
|
isa2hwcap['a'] = isa2hwcap['A'] = COMPAT_HWCAP_ISA_A;
|
|
|
|
isa2hwcap['f'] = isa2hwcap['F'] = COMPAT_HWCAP_ISA_F;
|
|
|
|
isa2hwcap['d'] = isa2hwcap['D'] = COMPAT_HWCAP_ISA_D;
|
|
|
|
isa2hwcap['c'] = isa2hwcap['C'] = COMPAT_HWCAP_ISA_C;
|
|
|
|
|
|
|
|
elf_hwcap = 0;
|
|
|
|
|
2019-01-18 14:03:08 +00:00
|
|
|
for_each_of_cpu_node(node) {
|
2019-02-22 19:41:40 +00:00
|
|
|
unsigned long this_hwcap = 0;
|
2017-07-11 01:07:09 +00:00
|
|
|
|
2019-02-22 19:41:40 +00:00
|
|
|
if (riscv_of_processor_hartid(node) < 0)
|
|
|
|
continue;
|
2017-07-11 01:07:09 +00:00
|
|
|
|
2019-02-22 19:41:40 +00:00
|
|
|
if (of_property_read_string(node, "riscv,isa", &isa)) {
|
|
|
|
pr_warn("Unable to find \"riscv,isa\" devicetree entry\n");
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < strlen(isa); ++i)
|
|
|
|
this_hwcap |= isa2hwcap[(unsigned char)(isa[i])];
|
|
|
|
|
|
|
|
/*
|
|
|
|
* All "okay" hart should have same isa. Set HWCAP based on
|
|
|
|
* common capabilities of every "okay" hart, in case they don't
|
|
|
|
* have.
|
|
|
|
*/
|
|
|
|
if (elf_hwcap)
|
|
|
|
elf_hwcap &= this_hwcap;
|
|
|
|
else
|
|
|
|
elf_hwcap = this_hwcap;
|
|
|
|
}
|
2017-07-11 01:07:09 +00:00
|
|
|
|
2018-08-27 21:42:53 +00:00
|
|
|
/* We don't support systems with F but without D, so mask those out
|
|
|
|
* here. */
|
|
|
|
if ((elf_hwcap & COMPAT_HWCAP_ISA_F) && !(elf_hwcap & COMPAT_HWCAP_ISA_D)) {
|
2019-01-18 14:03:04 +00:00
|
|
|
pr_info("This kernel does not support systems with F but not D\n");
|
2018-08-27 21:42:53 +00:00
|
|
|
elf_hwcap &= ~COMPAT_HWCAP_ISA_F;
|
|
|
|
}
|
|
|
|
|
2019-01-18 14:03:04 +00:00
|
|
|
pr_info("elf_hwcap is 0x%lx\n", elf_hwcap);
|
2018-10-09 02:18:34 +00:00
|
|
|
|
|
|
|
#ifdef CONFIG_FPU
|
|
|
|
if (elf_hwcap & (COMPAT_HWCAP_ISA_F | COMPAT_HWCAP_ISA_D))
|
|
|
|
has_fpu = true;
|
|
|
|
#endif
|
2017-07-11 01:07:09 +00:00
|
|
|
}
|