2005-04-16 22:20:36 +00:00
|
|
|
/*
|
2013-01-22 11:59:30 +00:00
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
2005-04-16 22:20:36 +00:00
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*
|
2012-01-11 14:37:16 +00:00
|
|
|
* Copyright (C) 2003, 04, 11 Ralf Baechle (ralf@linux-mips.org)
|
|
|
|
* Copyright (C) 2011 Wind River Systems,
|
|
|
|
* written by Ralf Baechle (ralf@linux-mips.org)
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
2012-01-11 14:37:16 +00:00
|
|
|
#include <linux/bug.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/bootmem.h>
|
2011-07-28 22:46:31 +00:00
|
|
|
#include <linux/export.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/pci.h>
|
2012-05-04 08:50:13 +00:00
|
|
|
#include <linux/of_address.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2012-01-11 14:37:16 +00:00
|
|
|
#include <asm/cpu-info.h>
|
|
|
|
|
2009-09-17 00:25:07 +00:00
|
|
|
unsigned long PCIBIOS_MIN_IO;
|
2016-10-05 17:18:11 +00:00
|
|
|
EXPORT_SYMBOL(PCIBIOS_MIN_IO);
|
2007-04-08 11:28:44 +00:00
|
|
|
|
2016-10-05 17:18:11 +00:00
|
|
|
unsigned long PCIBIOS_MIN_MEM;
|
|
|
|
EXPORT_SYMBOL(PCIBIOS_MIN_MEM);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2016-10-05 17:18:09 +00:00
|
|
|
static int __init pcibios_set_cache_line_size(void)
|
2012-01-11 14:37:16 +00:00
|
|
|
{
|
|
|
|
struct cpuinfo_mips *c = ¤t_cpu_data;
|
|
|
|
unsigned int lsize;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set PCI cacheline size to that of the highest level in the
|
|
|
|
* cache hierarchy.
|
|
|
|
*/
|
|
|
|
lsize = c->dcache.linesz;
|
|
|
|
lsize = c->scache.linesz ? : lsize;
|
|
|
|
lsize = c->tcache.linesz ? : lsize;
|
|
|
|
|
|
|
|
BUG_ON(!lsize);
|
|
|
|
|
|
|
|
pci_dfl_cache_line_size = lsize >> 2;
|
|
|
|
|
|
|
|
pr_debug("PCI: pci_cache_line_size set to %d bytes\n", lsize);
|
2016-10-05 17:18:09 +00:00
|
|
|
return 0;
|
2012-01-11 14:37:16 +00:00
|
|
|
}
|
2016-10-05 17:18:09 +00:00
|
|
|
arch_initcall(pcibios_set_cache_line_size);
|
2012-01-11 14:37:16 +00:00
|
|
|
|
2016-06-17 19:43:34 +00:00
|
|
|
void pci_resource_to_user(const struct pci_dev *dev, int bar,
|
|
|
|
const struct resource *rsrc, resource_size_t *start,
|
|
|
|
resource_size_t *end)
|
|
|
|
{
|
|
|
|
phys_addr_t size = resource_size(rsrc);
|
|
|
|
|
|
|
|
*start = fixup_bigphys_addr(rsrc->start, size);
|
|
|
|
*end = rsrc->start + size;
|
|
|
|
}
|