chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
/*
|
|
|
|
* This file is part of the Chelsio T6 Crypto driver for Linux.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003-2016 Chelsio Communications, Inc. All rights reserved.
|
|
|
|
*
|
|
|
|
* This software is available to you under a choice of one of two
|
|
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
|
|
* General Public License (GPL) Version 2, available from the file
|
|
|
|
* COPYING in the main directory of this source tree, or the
|
|
|
|
* OpenIB.org BSD license below:
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or
|
|
|
|
* without modification, are permitted provided that the following
|
|
|
|
* conditions are met:
|
|
|
|
*
|
|
|
|
* - Redistributions of source code must retain the above
|
|
|
|
* copyright notice, this list of conditions and the following
|
|
|
|
* disclaimer.
|
|
|
|
*
|
|
|
|
* - Redistributions in binary form must reproduce the above
|
|
|
|
* copyright notice, this list of conditions and the following
|
|
|
|
* disclaimer in the documentation and/or other materials
|
|
|
|
* provided with the distribution.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
|
|
* SOFTWARE.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CHCR_CORE_H__
|
|
|
|
#define __CHCR_CORE_H__
|
|
|
|
|
|
|
|
#include <crypto/algapi.h>
|
|
|
|
#include "t4_hw.h"
|
|
|
|
#include "cxgb4.h"
|
2017-11-16 11:27:08 +00:00
|
|
|
#include "t4_msg.h"
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
#include "cxgb4_uld.h"
|
|
|
|
|
|
|
|
#define DRV_MODULE_NAME "chcr"
|
2020-02-05 10:34:33 +00:00
|
|
|
#define DRV_VERSION "1.0.0.0-ko"
|
|
|
|
#define DRV_DESC "Chelsio T6 Crypto Co-processor Driver"
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
|
|
|
|
#define MAX_PENDING_REQ_TO_HW 20
|
|
|
|
#define CHCR_TEST_RESPONSE_TIMEOUT 1000
|
2018-12-11 10:51:40 +00:00
|
|
|
#define WQ_DETACH_TM (msecs_to_jiffies(50))
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
#define PAD_ERROR_BIT 1
|
|
|
|
#define CHK_PAD_ERR_BIT(x) (((x) >> PAD_ERROR_BIT) & 1)
|
|
|
|
|
|
|
|
#define MAC_ERROR_BIT 0
|
|
|
|
#define CHK_MAC_ERR_BIT(x) (((x) >> MAC_ERROR_BIT) & 1)
|
2016-11-29 13:30:36 +00:00
|
|
|
#define MAX_SALT 4
|
2018-03-06 05:07:52 +00:00
|
|
|
#define CIP_WR_MIN_LEN (sizeof(struct chcr_wr) + \
|
2017-06-15 07:13:43 +00:00
|
|
|
sizeof(struct cpl_rx_phys_dsgl) + \
|
2018-05-24 11:56:38 +00:00
|
|
|
sizeof(struct ulptx_sgl) + 16) //IV
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
|
2018-03-06 05:07:52 +00:00
|
|
|
#define HASH_WR_MIN_LEN (sizeof(struct chcr_wr) + \
|
|
|
|
DUMMY_BYTES + \
|
|
|
|
sizeof(struct ulptx_sgl))
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
struct uld_ctx;
|
|
|
|
|
2016-11-29 13:30:36 +00:00
|
|
|
struct _key_ctx {
|
|
|
|
__be32 ctx_hdr;
|
|
|
|
u8 salt[MAX_SALT];
|
2018-03-31 16:11:56 +00:00
|
|
|
__be64 iv_to_auth;
|
2020-02-24 16:21:00 +00:00
|
|
|
unsigned char key[];
|
2016-11-29 13:30:36 +00:00
|
|
|
};
|
|
|
|
|
2018-03-31 16:11:56 +00:00
|
|
|
#define KEYCTX_TX_WR_IV_S 55
|
|
|
|
#define KEYCTX_TX_WR_IV_M 0x1ffULL
|
|
|
|
#define KEYCTX_TX_WR_IV_V(x) ((x) << KEYCTX_TX_WR_IV_S)
|
|
|
|
#define KEYCTX_TX_WR_IV_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_IV_S) & KEYCTX_TX_WR_IV_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_AAD_S 47
|
|
|
|
#define KEYCTX_TX_WR_AAD_M 0xffULL
|
|
|
|
#define KEYCTX_TX_WR_AAD_V(x) ((x) << KEYCTX_TX_WR_AAD_S)
|
|
|
|
#define KEYCTX_TX_WR_AAD_G(x) (((x) >> KEYCTX_TX_WR_AAD_S) & \
|
|
|
|
KEYCTX_TX_WR_AAD_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_AADST_S 39
|
|
|
|
#define KEYCTX_TX_WR_AADST_M 0xffULL
|
|
|
|
#define KEYCTX_TX_WR_AADST_V(x) ((x) << KEYCTX_TX_WR_AADST_S)
|
|
|
|
#define KEYCTX_TX_WR_AADST_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_AADST_S) & KEYCTX_TX_WR_AADST_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_CIPHER_S 30
|
|
|
|
#define KEYCTX_TX_WR_CIPHER_M 0x1ffULL
|
|
|
|
#define KEYCTX_TX_WR_CIPHER_V(x) ((x) << KEYCTX_TX_WR_CIPHER_S)
|
|
|
|
#define KEYCTX_TX_WR_CIPHER_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_CIPHER_S) & KEYCTX_TX_WR_CIPHER_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_CIPHERST_S 23
|
|
|
|
#define KEYCTX_TX_WR_CIPHERST_M 0x7f
|
|
|
|
#define KEYCTX_TX_WR_CIPHERST_V(x) ((x) << KEYCTX_TX_WR_CIPHERST_S)
|
|
|
|
#define KEYCTX_TX_WR_CIPHERST_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_CIPHERST_S) & KEYCTX_TX_WR_CIPHERST_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_AUTH_S 14
|
|
|
|
#define KEYCTX_TX_WR_AUTH_M 0x1ff
|
|
|
|
#define KEYCTX_TX_WR_AUTH_V(x) ((x) << KEYCTX_TX_WR_AUTH_S)
|
|
|
|
#define KEYCTX_TX_WR_AUTH_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_AUTH_S) & KEYCTX_TX_WR_AUTH_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_AUTHST_S 7
|
|
|
|
#define KEYCTX_TX_WR_AUTHST_M 0x7f
|
|
|
|
#define KEYCTX_TX_WR_AUTHST_V(x) ((x) << KEYCTX_TX_WR_AUTHST_S)
|
|
|
|
#define KEYCTX_TX_WR_AUTHST_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_AUTHST_S) & KEYCTX_TX_WR_AUTHST_M)
|
|
|
|
|
|
|
|
#define KEYCTX_TX_WR_AUTHIN_S 0
|
|
|
|
#define KEYCTX_TX_WR_AUTHIN_M 0x7f
|
|
|
|
#define KEYCTX_TX_WR_AUTHIN_V(x) ((x) << KEYCTX_TX_WR_AUTHIN_S)
|
|
|
|
#define KEYCTX_TX_WR_AUTHIN_G(x) \
|
|
|
|
(((x) >> KEYCTX_TX_WR_AUTHIN_S) & KEYCTX_TX_WR_AUTHIN_M)
|
|
|
|
|
2018-12-11 10:51:40 +00:00
|
|
|
#define WQ_RETRY 5
|
|
|
|
struct chcr_driver_data {
|
|
|
|
struct list_head act_dev;
|
|
|
|
struct list_head inact_dev;
|
|
|
|
atomic_t dev_count;
|
|
|
|
struct mutex drv_mutex;
|
|
|
|
struct uld_ctx *last_dev;
|
|
|
|
};
|
|
|
|
|
|
|
|
enum chcr_state {
|
|
|
|
CHCR_INIT = 0,
|
|
|
|
CHCR_ATTACH,
|
|
|
|
CHCR_DETACH,
|
|
|
|
};
|
2016-11-29 13:30:36 +00:00
|
|
|
struct chcr_wr {
|
|
|
|
struct fw_crypto_lookaside_wr wreq;
|
|
|
|
struct ulp_txpkt ulptx;
|
|
|
|
struct ulptx_idata sc_imm;
|
|
|
|
struct cpl_tx_sec_pdu sec_cpl;
|
|
|
|
struct _key_ctx key_ctx;
|
|
|
|
};
|
|
|
|
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
struct chcr_dev {
|
|
|
|
spinlock_t lock_chcr_dev;
|
2018-12-11 10:51:40 +00:00
|
|
|
enum chcr_state state;
|
|
|
|
atomic_t inflight;
|
|
|
|
int wqretry;
|
|
|
|
struct delayed_work detach_work;
|
|
|
|
struct completion detach_comp;
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
struct uld_ctx {
|
|
|
|
struct list_head entry;
|
|
|
|
struct cxgb4_lld_info lldi;
|
2018-12-11 10:51:40 +00:00
|
|
|
struct chcr_dev dev;
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
};
|
|
|
|
|
2018-03-31 16:11:56 +00:00
|
|
|
struct sge_opaque_hdr {
|
|
|
|
void *dev;
|
|
|
|
dma_addr_t addr[MAX_SKB_FRAGS + 1];
|
|
|
|
};
|
|
|
|
|
2017-11-16 11:27:08 +00:00
|
|
|
struct chcr_ipsec_req {
|
|
|
|
struct ulp_txpkt ulptx;
|
|
|
|
struct ulptx_idata sc_imm;
|
|
|
|
struct cpl_tx_sec_pdu sec_cpl;
|
|
|
|
struct _key_ctx key_ctx;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct chcr_ipsec_wr {
|
|
|
|
struct fw_ulptx_wr wreq;
|
|
|
|
struct chcr_ipsec_req req;
|
|
|
|
};
|
|
|
|
|
2018-11-30 09:02:09 +00:00
|
|
|
#define ESN_IV_INSERT_OFFSET 12
|
|
|
|
struct chcr_ipsec_aadiv {
|
|
|
|
__be32 spi;
|
|
|
|
u8 seq_no[8];
|
|
|
|
u8 iv[8];
|
|
|
|
};
|
|
|
|
|
2017-11-16 11:27:08 +00:00
|
|
|
struct ipsec_sa_entry {
|
|
|
|
int hmac_ctrl;
|
2018-11-30 09:02:09 +00:00
|
|
|
u16 esn;
|
2019-01-17 17:18:35 +00:00
|
|
|
u16 resv;
|
2017-11-16 11:27:08 +00:00
|
|
|
unsigned int enckey_len;
|
|
|
|
unsigned int kctx_len;
|
|
|
|
unsigned int authsize;
|
|
|
|
__be32 key_ctx_hdr;
|
|
|
|
char salt[MAX_SALT];
|
|
|
|
char key[2 * AES_MAX_KEY_SIZE];
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* sgl_len - calculates the size of an SGL of the given capacity
|
|
|
|
* @n: the number of SGL entries
|
|
|
|
* Calculates the number of flits needed for a scatter/gather list that
|
|
|
|
* can hold the given number of entries.
|
|
|
|
*/
|
|
|
|
static inline unsigned int sgl_len(unsigned int n)
|
|
|
|
{
|
|
|
|
n--;
|
|
|
|
return (3 * n) / 2 + (n & 1) + 2;
|
|
|
|
}
|
|
|
|
|
2018-12-11 10:51:40 +00:00
|
|
|
static inline void *padap(struct chcr_dev *dev)
|
|
|
|
{
|
|
|
|
struct uld_ctx *u_ctx = container_of(dev, struct uld_ctx, dev);
|
|
|
|
|
|
|
|
return pci_get_drvdata(u_ctx->lldi.pdev);
|
|
|
|
}
|
|
|
|
|
2017-10-08 08:07:22 +00:00
|
|
|
struct uld_ctx *assign_chcr_device(void);
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
int chcr_send_wr(struct sk_buff *skb);
|
|
|
|
int start_crypto(void);
|
|
|
|
int stop_crypto(void);
|
|
|
|
int chcr_uld_rx_handler(void *handle, const __be64 *rsp,
|
|
|
|
const struct pkt_gl *pgl);
|
2017-11-16 11:27:08 +00:00
|
|
|
int chcr_uld_tx_handler(struct sk_buff *skb, struct net_device *dev);
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
int chcr_handle_resp(struct crypto_async_request *req, unsigned char *input,
|
|
|
|
int err);
|
2017-11-16 11:27:08 +00:00
|
|
|
int chcr_ipsec_xmit(struct sk_buff *skb, struct net_device *dev);
|
|
|
|
void chcr_add_xfrmops(const struct cxgb4_lld_info *lld);
|
2020-03-07 14:36:03 +00:00
|
|
|
#ifdef CONFIG_CHELSIO_TLS_DEVICE
|
|
|
|
void chcr_enable_ktls(struct adapter *adap);
|
|
|
|
void chcr_disable_ktls(struct adapter *adap);
|
2020-03-07 14:36:04 +00:00
|
|
|
int chcr_ktls_cpl_act_open_rpl(struct adapter *adap, unsigned char *input);
|
|
|
|
int chcr_ktls_cpl_set_tcb_rpl(struct adapter *adap, unsigned char *input);
|
2020-03-07 14:36:05 +00:00
|
|
|
int chcr_ktls_xmit(struct sk_buff *skb, struct net_device *dev);
|
2020-03-07 14:36:03 +00:00
|
|
|
#endif
|
chcr: Support for Chelsio's Crypto Hardware
The Chelsio's Crypto Hardware can perform the following operations:
SHA1, SHA224, SHA256, SHA384 and SHA512, HMAC(SHA1), HMAC(SHA224),
HMAC(SHA256), HMAC(SHA384), HAMC(SHA512), AES-128-CBC, AES-192-CBC,
AES-256-CBC, AES-128-XTS, AES-256-XTS
This patch implements the driver for above mentioned features. This
driver is an Upper Layer Driver which is attached to Chelsio's LLD
(cxgb4) and uses the queue allocated by the LLD for sending the crypto
requests to the Hardware and receiving the responses from it.
The crypto operations can be performed by Chelsio's hardware from the
userspace applications and/or from within the kernel space using the
kernel's crypto API.
The above mentioned crypto features have been tested using kernel's
tests mentioned in testmgr.h. They also have been tested from user
space using libkcapi and Openssl.
Signed-off-by: Atul Gupta <atul.gupta@chelsio.com>
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Acked-by: Herbert Xu <herbert@gondor.apana.org.au>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-08-17 07:03:05 +00:00
|
|
|
#endif /* __CHCR_CORE_H__ */
|