2013-01-22 00:36:12 +00:00
|
|
|
/*
|
2016-05-28 10:27:11 +00:00
|
|
|
* Copyright (C) 2015, 2016 ARM Ltd.
|
2013-01-22 00:36:12 +00:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
2016-05-28 10:27:11 +00:00
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
2013-01-22 00:36:12 +00:00
|
|
|
*/
|
2016-05-28 10:27:11 +00:00
|
|
|
#ifndef __KVM_ARM_VGIC_H
|
|
|
|
#define __KVM_ARM_VGIC_H
|
2015-11-23 15:20:05 +00:00
|
|
|
|
2013-01-22 00:36:14 +00:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/kvm.h>
|
|
|
|
#include <linux/irqreturn.h>
|
|
|
|
#include <linux/spinlock.h>
|
arm64: KVM: vgic-v2: Add the GICV emulation infrastructure
In order to efficiently perform the GICV access on behalf of the
guest, we need to be able to avoid going back all the way to
the host kernel.
For this, we introduce a new hook in the world switch code,
conveniently placed just after populating the fault info.
At that point, we only have saved/restored the GP registers,
and we can quickly perform all the required checks (data abort,
translation fault, valid faulting syndrome, not an external
abort, not a PTW).
Coming back from the emulation code, we need to skip the emulated
instruction. This involves an additional bit of save/restore in
order to be able to access the guest's PC (and possibly CPSR if
this is a 32bit guest).
At this stage, no emulation code is provided.
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
2016-09-06 08:28:45 +00:00
|
|
|
#include <linux/static_key.h>
|
2013-01-22 00:36:14 +00:00
|
|
|
#include <linux/types.h>
|
2015-03-26 14:39:34 +00:00
|
|
|
#include <kvm/iodev.h>
|
2016-07-15 11:43:32 +00:00
|
|
|
#include <linux/list.h>
|
2016-09-12 14:49:15 +00:00
|
|
|
#include <linux/jump_label.h>
|
2013-01-22 00:36:12 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
#define VGIC_V3_MAX_CPUS 255
|
|
|
|
#define VGIC_V2_MAX_CPUS 8
|
|
|
|
#define VGIC_NR_IRQS_LEGACY 256
|
2013-01-22 00:36:14 +00:00
|
|
|
#define VGIC_NR_SGIS 16
|
|
|
|
#define VGIC_NR_PPIS 16
|
|
|
|
#define VGIC_NR_PRIVATE_IRQS (VGIC_NR_SGIS + VGIC_NR_PPIS)
|
2016-05-28 10:27:11 +00:00
|
|
|
#define VGIC_MAX_PRIVATE (VGIC_NR_PRIVATE_IRQS - 1)
|
|
|
|
#define VGIC_MAX_SPI 1019
|
|
|
|
#define VGIC_MAX_RESERVED 1023
|
|
|
|
#define VGIC_MIN_LPI 8192
|
2016-07-22 16:20:41 +00:00
|
|
|
#define KVM_IRQCHIP_NUM_PINS (1020 - 32)
|
2014-02-04 18:13:03 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
enum vgic_type {
|
|
|
|
VGIC_V2, /* Good ol' GICv2 */
|
|
|
|
VGIC_V3, /* New fancy GICv3 */
|
|
|
|
};
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* same for all guests, as depending only on the _host's_ GIC model */
|
|
|
|
struct vgic_global {
|
|
|
|
/* type of the host GIC */
|
|
|
|
enum vgic_type type;
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* Physical address of vgic virtual cpu interface */
|
|
|
|
phys_addr_t vcpu_base;
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-09-06 08:28:46 +00:00
|
|
|
/* GICV mapping */
|
|
|
|
void __iomem *vcpu_base_va;
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* virtual control interface mapping */
|
|
|
|
void __iomem *vctrl_base;
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* Number of implemented list registers */
|
|
|
|
int nr_lr;
|
2013-06-03 14:55:02 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* Maintenance IRQ number */
|
|
|
|
unsigned int maint_irq;
|
2013-06-21 10:57:56 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* maximum number of VCPUs allowed (GICv2 limits us to 8) */
|
|
|
|
int max_gic_vcpus;
|
2013-06-03 14:55:02 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* Only needed for the legacy KVM_CREATE_IRQCHIP */
|
|
|
|
bool can_emulate_gicv2;
|
2016-09-12 14:49:15 +00:00
|
|
|
|
|
|
|
/* GIC system register CPU interface */
|
|
|
|
struct static_key_false gicv3_cpuif;
|
2017-01-26 14:20:51 +00:00
|
|
|
|
|
|
|
u32 ich_vtr_el2;
|
2013-06-03 14:55:02 +00:00
|
|
|
};
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
extern struct vgic_global kvm_vgic_global_state;
|
2014-02-04 17:48:10 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
#define VGIC_V2_MAX_LRS (1 << 6)
|
|
|
|
#define VGIC_V3_MAX_LRS 16
|
|
|
|
#define VGIC_V3_LR_INDEX(lr) (VGIC_V3_MAX_LRS - 1 - lr)
|
2013-06-03 14:55:02 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
enum vgic_irq_config {
|
|
|
|
VGIC_CONFIG_EDGE = 0,
|
|
|
|
VGIC_CONFIG_LEVEL
|
2013-06-18 18:17:28 +00:00
|
|
|
};
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
struct vgic_irq {
|
|
|
|
spinlock_t irq_lock; /* Protects the content of the struct */
|
2016-07-15 11:43:33 +00:00
|
|
|
struct list_head lpi_list; /* Used to link all LPIs together */
|
2016-05-28 10:27:11 +00:00
|
|
|
struct list_head ap_list;
|
|
|
|
|
|
|
|
struct kvm_vcpu *vcpu; /* SGIs and PPIs: The VCPU
|
|
|
|
* SPIs and LPIs: The VCPU whose ap_list
|
|
|
|
* this is queued on.
|
|
|
|
*/
|
|
|
|
|
|
|
|
struct kvm_vcpu *target_vcpu; /* The VCPU that this interrupt should
|
|
|
|
* be sent to, as a result of the
|
|
|
|
* targets reg (v2) or the
|
|
|
|
* affinity reg (v3).
|
|
|
|
*/
|
|
|
|
|
|
|
|
u32 intid; /* Guest visible INTID */
|
|
|
|
bool line_level; /* Level only */
|
2017-01-23 13:07:18 +00:00
|
|
|
bool pending_latch; /* The pending latch state used to calculate
|
|
|
|
* the pending state for both level
|
|
|
|
* and edge triggered IRQs. */
|
2016-05-28 10:27:11 +00:00
|
|
|
bool active; /* not used for LPIs */
|
|
|
|
bool enabled;
|
|
|
|
bool hw; /* Tied to HW IRQ */
|
2016-07-15 11:43:27 +00:00
|
|
|
struct kref refcount; /* Used for LPIs */
|
2016-05-28 10:27:11 +00:00
|
|
|
u32 hwintid; /* HW INTID number */
|
|
|
|
union {
|
|
|
|
u8 targets; /* GICv2 target VCPUs mask */
|
|
|
|
u32 mpidr; /* GICv3 target VCPU */
|
|
|
|
};
|
|
|
|
u8 source; /* GICv2 SGIs only */
|
|
|
|
u8 priority;
|
|
|
|
enum vgic_irq_config config; /* Level or edge */
|
2014-06-02 14:19:12 +00:00
|
|
|
};
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
struct vgic_register_region;
|
2016-07-15 11:43:30 +00:00
|
|
|
struct vgic_its;
|
|
|
|
|
|
|
|
enum iodev_type {
|
|
|
|
IODEV_CPUIF,
|
|
|
|
IODEV_DIST,
|
|
|
|
IODEV_REDIST,
|
|
|
|
IODEV_ITS
|
|
|
|
};
|
2016-05-28 10:27:11 +00:00
|
|
|
|
2015-03-26 14:39:34 +00:00
|
|
|
struct vgic_io_device {
|
2016-05-28 10:27:11 +00:00
|
|
|
gpa_t base_addr;
|
2016-07-15 11:43:30 +00:00
|
|
|
union {
|
|
|
|
struct kvm_vcpu *redist_vcpu;
|
|
|
|
struct vgic_its *its;
|
|
|
|
};
|
2016-05-28 10:27:11 +00:00
|
|
|
const struct vgic_register_region *regions;
|
2016-07-15 11:43:30 +00:00
|
|
|
enum iodev_type iodev_type;
|
2016-05-28 10:27:11 +00:00
|
|
|
int nr_regions;
|
2015-03-26 14:39:34 +00:00
|
|
|
struct kvm_io_device dev;
|
|
|
|
};
|
|
|
|
|
2016-07-15 11:43:30 +00:00
|
|
|
struct vgic_its {
|
|
|
|
/* The base address of the ITS control register frame */
|
|
|
|
gpa_t vgic_its_base;
|
|
|
|
|
|
|
|
bool enabled;
|
|
|
|
struct vgic_io_device iodev;
|
2016-07-17 20:35:07 +00:00
|
|
|
struct kvm_device *dev;
|
2016-07-15 11:43:32 +00:00
|
|
|
|
|
|
|
/* These registers correspond to GITS_BASER{0,1} */
|
|
|
|
u64 baser_device_table;
|
|
|
|
u64 baser_coll_table;
|
|
|
|
|
|
|
|
/* Protects the command queue */
|
|
|
|
struct mutex cmd_lock;
|
|
|
|
u64 cbaser;
|
|
|
|
u32 creadr;
|
|
|
|
u32 cwriter;
|
|
|
|
|
2017-04-13 07:06:20 +00:00
|
|
|
/* migration ABI revision in use */
|
|
|
|
u32 abi_rev;
|
|
|
|
|
2016-07-15 11:43:32 +00:00
|
|
|
/* Protects the device and collection lists */
|
|
|
|
struct mutex its_lock;
|
|
|
|
struct list_head device_list;
|
|
|
|
struct list_head collection_list;
|
2016-07-15 11:43:30 +00:00
|
|
|
};
|
|
|
|
|
2017-01-17 22:09:13 +00:00
|
|
|
struct vgic_state_iter;
|
|
|
|
|
2013-01-22 00:36:12 +00:00
|
|
|
struct vgic_dist {
|
2014-05-15 09:03:25 +00:00
|
|
|
bool in_kernel;
|
2013-01-22 00:36:16 +00:00
|
|
|
bool ready;
|
2016-05-28 10:27:11 +00:00
|
|
|
bool initialized;
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2014-06-03 07:33:10 +00:00
|
|
|
/* vGIC model the kernel emulates for the guest (GICv2 or GICv3) */
|
|
|
|
u32 vgic_model;
|
|
|
|
|
2016-07-15 11:43:38 +00:00
|
|
|
/* Do injected MSIs require an additional device ID? */
|
|
|
|
bool msis_require_devid;
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
int nr_spis;
|
2014-07-08 11:09:01 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* TODO: Consider moving to global state */
|
2013-01-22 00:36:14 +00:00
|
|
|
/* Virtual control interface mapping */
|
|
|
|
void __iomem *vctrl_base;
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* base addresses in guest physical address space: */
|
|
|
|
gpa_t vgic_dist_base; /* distributor */
|
2014-06-06 22:54:51 +00:00
|
|
|
union {
|
2016-05-28 10:27:11 +00:00
|
|
|
/* either a GICv2 CPU interface */
|
|
|
|
gpa_t vgic_cpu_base;
|
|
|
|
/* or a number of GICv3 redistributor regions */
|
|
|
|
gpa_t vgic_redist_base;
|
2014-06-06 22:54:51 +00:00
|
|
|
};
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/* distributor enabled */
|
|
|
|
bool enabled;
|
2015-03-13 17:02:54 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
struct vgic_irq *spis;
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2015-03-26 14:39:35 +00:00
|
|
|
struct vgic_io_device dist_iodev;
|
2016-07-15 11:43:29 +00:00
|
|
|
|
2016-07-15 11:43:31 +00:00
|
|
|
bool has_its;
|
|
|
|
|
2016-07-15 11:43:29 +00:00
|
|
|
/*
|
|
|
|
* Contains the attributes and gpa of the LPI configuration table.
|
|
|
|
* Since we report GICR_TYPER.CommonLPIAff as 0b00, we can share
|
|
|
|
* one address across all redistributors.
|
|
|
|
* GICv3 spec: 6.1.2 "LPI Configuration tables"
|
|
|
|
*/
|
|
|
|
u64 propbaser;
|
2016-07-15 11:43:33 +00:00
|
|
|
|
|
|
|
/* Protects the lpi_list and the count value below. */
|
|
|
|
spinlock_t lpi_list_lock;
|
|
|
|
struct list_head lpi_list_head;
|
|
|
|
int lpi_list_count;
|
2017-01-17 22:09:13 +00:00
|
|
|
|
|
|
|
/* used by vgic-debug */
|
|
|
|
struct vgic_state_iter *iter;
|
2013-01-22 00:36:12 +00:00
|
|
|
};
|
|
|
|
|
2013-05-30 09:20:36 +00:00
|
|
|
struct vgic_v2_cpu_if {
|
|
|
|
u32 vgic_hcr;
|
|
|
|
u32 vgic_vmcr;
|
2014-09-28 14:04:26 +00:00
|
|
|
u64 vgic_elrsr; /* Saved only */
|
2013-05-30 09:20:36 +00:00
|
|
|
u32 vgic_apr;
|
2014-02-04 18:13:03 +00:00
|
|
|
u32 vgic_lr[VGIC_V2_MAX_LRS];
|
2013-05-30 09:20:36 +00:00
|
|
|
};
|
|
|
|
|
2013-07-12 14:15:23 +00:00
|
|
|
struct vgic_v3_cpu_if {
|
|
|
|
u32 vgic_hcr;
|
|
|
|
u32 vgic_vmcr;
|
2014-06-03 06:58:15 +00:00
|
|
|
u32 vgic_sre; /* Restored only, change ignored */
|
2013-07-12 14:15:23 +00:00
|
|
|
u32 vgic_elrsr; /* Saved only */
|
|
|
|
u32 vgic_ap0r[4];
|
|
|
|
u32 vgic_ap1r[4];
|
|
|
|
u64 vgic_lr[VGIC_V3_MAX_LRS];
|
|
|
|
};
|
|
|
|
|
2013-01-22 00:36:12 +00:00
|
|
|
struct vgic_cpu {
|
2013-01-22 00:36:14 +00:00
|
|
|
/* CPU vif control registers for world switch */
|
2013-05-30 09:20:36 +00:00
|
|
|
union {
|
|
|
|
struct vgic_v2_cpu_if vgic_v2;
|
2013-07-12 14:15:23 +00:00
|
|
|
struct vgic_v3_cpu_if vgic_v3;
|
2013-05-30 09:20:36 +00:00
|
|
|
};
|
2014-06-23 16:37:18 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
unsigned int used_lrs;
|
|
|
|
struct vgic_irq private_irqs[VGIC_NR_PRIVATE_IRQS];
|
2013-01-22 00:36:12 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
spinlock_t ap_list_lock; /* Protects the ap_list */
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/*
|
|
|
|
* List of IRQs that this VCPU should consider because they are either
|
|
|
|
* Active or Pending (hence the name; AP list), or because they recently
|
|
|
|
* were one of the two and need to be migrated off this list to another
|
|
|
|
* VCPU.
|
|
|
|
*/
|
|
|
|
struct list_head ap_list_head;
|
2013-06-04 10:02:10 +00:00
|
|
|
|
2016-07-15 11:43:22 +00:00
|
|
|
/*
|
|
|
|
* Members below are used with GICv3 emulation only and represent
|
|
|
|
* parts of the redistributor.
|
|
|
|
*/
|
|
|
|
struct vgic_io_device rd_iodev;
|
|
|
|
struct vgic_io_device sgi_iodev;
|
2016-07-15 11:43:29 +00:00
|
|
|
|
|
|
|
/* Contains the attributes and gpa of the LPI pending tables. */
|
|
|
|
u64 pendbaser;
|
|
|
|
|
|
|
|
bool lpis_enabled;
|
2017-01-26 14:20:51 +00:00
|
|
|
|
|
|
|
/* Cache guest priority bits */
|
|
|
|
u32 num_pri_bits;
|
|
|
|
|
|
|
|
/* Cache guest interrupt ID bits */
|
|
|
|
u32 num_id_bits;
|
2016-05-28 10:27:11 +00:00
|
|
|
};
|
2013-01-22 00:36:12 +00:00
|
|
|
|
arm64: KVM: vgic-v2: Add the GICV emulation infrastructure
In order to efficiently perform the GICV access on behalf of the
guest, we need to be able to avoid going back all the way to
the host kernel.
For this, we introduce a new hook in the world switch code,
conveniently placed just after populating the fault info.
At that point, we only have saved/restored the GP registers,
and we can quickly perform all the required checks (data abort,
translation fault, valid faulting syndrome, not an external
abort, not a PTW).
Coming back from the emulation code, we need to skip the emulated
instruction. This involves an additional bit of save/restore in
order to be able to access the guest's PC (and possibly CPSR if
this is a 32bit guest).
At this stage, no emulation code is provided.
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
2016-09-06 08:28:45 +00:00
|
|
|
extern struct static_key_false vgic_v2_cpuif_trap;
|
|
|
|
|
2013-09-23 21:55:56 +00:00
|
|
|
int kvm_vgic_addr(struct kvm *kvm, unsigned long type, u64 *addr, bool write);
|
2014-06-23 16:37:18 +00:00
|
|
|
void kvm_vgic_early_init(struct kvm *kvm);
|
2017-05-08 10:30:24 +00:00
|
|
|
int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu);
|
2014-06-03 07:33:10 +00:00
|
|
|
int kvm_vgic_create(struct kvm *kvm, u32 type);
|
2014-07-08 11:09:01 +00:00
|
|
|
void kvm_vgic_destroy(struct kvm *kvm);
|
2014-06-23 16:37:18 +00:00
|
|
|
void kvm_vgic_vcpu_early_init(struct kvm_vcpu *vcpu);
|
2014-07-08 11:09:01 +00:00
|
|
|
void kvm_vgic_vcpu_destroy(struct kvm_vcpu *vcpu);
|
2016-05-28 10:27:11 +00:00
|
|
|
int kvm_vgic_map_resources(struct kvm *kvm);
|
|
|
|
int kvm_vgic_hyp_init(void);
|
2017-03-18 12:56:56 +00:00
|
|
|
void kvm_vgic_init_cpu_hardware(void);
|
2016-05-28 10:27:11 +00:00
|
|
|
|
|
|
|
int kvm_vgic_inject_irq(struct kvm *kvm, int cpuid, unsigned int intid,
|
2013-01-22 00:36:15 +00:00
|
|
|
bool level);
|
2016-05-28 10:27:11 +00:00
|
|
|
int kvm_vgic_inject_mapped_irq(struct kvm *kvm, int cpuid, unsigned int intid,
|
|
|
|
bool level);
|
|
|
|
int kvm_vgic_map_phys_irq(struct kvm_vcpu *vcpu, u32 virt_irq, u32 phys_irq);
|
2016-04-13 09:04:06 +00:00
|
|
|
int kvm_vgic_unmap_phys_irq(struct kvm_vcpu *vcpu, unsigned int virt_irq);
|
2016-04-13 09:03:49 +00:00
|
|
|
bool kvm_vgic_map_is_active(struct kvm_vcpu *vcpu, unsigned int virt_irq);
|
2013-01-22 00:36:12 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
int kvm_vgic_vcpu_pending_irq(struct kvm_vcpu *vcpu);
|
|
|
|
|
2016-03-24 10:21:04 +00:00
|
|
|
void kvm_vgic_load(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_vgic_put(struct kvm_vcpu *vcpu);
|
|
|
|
|
2014-05-15 09:03:25 +00:00
|
|
|
#define irqchip_in_kernel(k) (!!((k)->arch.vgic.in_kernel))
|
2016-05-28 10:27:11 +00:00
|
|
|
#define vgic_initialized(k) ((k)->arch.vgic.initialized)
|
2014-12-09 13:28:09 +00:00
|
|
|
#define vgic_ready(k) ((k)->arch.vgic.ready)
|
2016-03-07 10:32:29 +00:00
|
|
|
#define vgic_valid_spi(k, i) (((i) >= VGIC_NR_PRIVATE_IRQS) && \
|
2016-05-28 10:27:11 +00:00
|
|
|
((i) < (k)->arch.vgic.nr_spis + VGIC_NR_PRIVATE_IRQS))
|
|
|
|
|
|
|
|
bool kvm_vcpu_has_pending_irqs(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_vgic_sync_hwstate(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_vgic_flush_hwstate(struct kvm_vcpu *vcpu);
|
2013-01-22 00:36:14 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
void vgic_v3_dispatch_sgi(struct kvm_vcpu *vcpu, u64 reg);
|
2014-02-04 18:13:03 +00:00
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
/**
|
|
|
|
* kvm_vgic_get_max_vcpus - Get the maximum number of VCPUs allowed by HW
|
|
|
|
*
|
|
|
|
* The host's GIC naturally limits the maximum amount of VCPUs a guest
|
|
|
|
* can use.
|
|
|
|
*/
|
|
|
|
static inline int kvm_vgic_get_max_vcpus(void)
|
|
|
|
{
|
|
|
|
return kvm_vgic_global_state.max_gic_vcpus;
|
|
|
|
}
|
|
|
|
|
2016-07-15 11:43:38 +00:00
|
|
|
int kvm_send_userspace_msi(struct kvm *kvm, struct kvm_msi *msi);
|
|
|
|
|
2016-07-22 16:20:41 +00:00
|
|
|
/**
|
|
|
|
* kvm_vgic_setup_default_irq_routing:
|
|
|
|
* Setup a default flat gsi routing table mapping all SPIs
|
|
|
|
*/
|
|
|
|
int kvm_vgic_setup_default_irq_routing(struct kvm *kvm);
|
|
|
|
|
2016-05-28 10:27:11 +00:00
|
|
|
#endif /* __KVM_ARM_VGIC_H */
|