2011-11-30 01:36:48 +00:00
|
|
|
NVIDIA Tegra 20 I2S controller
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible : "nvidia,tegra20-i2s"
|
|
|
|
- reg : Should contain I2S registers location and length
|
|
|
|
- interrupts : Should contain I2S interrupt
|
2013-11-06 21:00:25 +00:00
|
|
|
- clocks : Must contain one entry, for the module clock.
|
|
|
|
See ../clocks/clock-bindings.txt for details.
|
2013-11-07 17:11:27 +00:00
|
|
|
- resets : Must contain an entry for each entry in reset-names.
|
|
|
|
See ../reset/reset.txt for details.
|
|
|
|
- reset-names : Must include the following entries:
|
|
|
|
- i2s
|
2011-11-30 01:36:48 +00:00
|
|
|
- nvidia,dma-request-selector : The Tegra DMA controller's phandle and
|
|
|
|
request selector for this I2S controller
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
i2s@70002800 {
|
|
|
|
compatible = "nvidia,tegra20-i2s";
|
|
|
|
reg = <0x70002800 0x200>;
|
|
|
|
interrupts = < 45 >;
|
|
|
|
nvidia,dma-request-selector = < &apbdma 2 >;
|
2013-11-06 21:00:25 +00:00
|
|
|
clocks = <&tegra_car 11>;
|
2013-11-07 17:11:27 +00:00
|
|
|
resets = <&tegra_car 11>;
|
|
|
|
reset-names = "i2s";
|
2011-11-30 01:36:48 +00:00
|
|
|
};
|