linux/include/dt-bindings/clock/qcom,dispcc-sdm845.h

/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_SDM_DISP_CC_SDM845_H
#define _DT_BINDINGS_CLK_SDM_DISP_CC_SDM845_H

/* DISP_CC clock registers */
#define DISP_CC_MDSS_AHB_CLK					0
#define DISP_CC_MDSS_AXI_CLK					1
#define DISP_CC_MDSS_BYTE0_CLK					2
#define DISP_CC_MDSS_BYTE0_CLK_SRC				3
#define DISP_CC_MDSS_BYTE0_INTF_CLK				4
#define DISP_CC_MDSS_BYTE1_CLK					5
#define DISP_CC_MDSS_BYTE1_CLK_SRC				6
#define DISP_CC_MDSS_BYTE1_INTF_CLK				7
#define DISP_CC_MDSS_ESC0_CLK					8
#define DISP_CC_MDSS_ESC0_CLK_SRC				9
#define DISP_CC_MDSS_ESC1_CLK					10
#define DISP_CC_MDSS_ESC1_CLK_SRC				11
#define DISP_CC_MDSS_MDP_CLK					12
#define DISP_CC_MDSS_MDP_CLK_SRC				13
#define DISP_CC_MDSS_MDP_LUT_CLK				14
#define DISP_CC_MDSS_PCLK0_CLK					15
#define DISP_CC_MDSS_PCLK0_CLK_SRC				16
#define DISP_CC_MDSS_PCLK1_CLK					17
#define DISP_CC_MDSS_PCLK1_CLK_SRC				18
#define DISP_CC_MDSS_ROT_CLK					19
#define DISP_CC_MDSS_ROT_CLK_SRC				20
#define DISP_CC_MDSS_RSCC_AHB_CLK				21
#define DISP_CC_MDSS_RSCC_VSYNC_CLK				22
#define DISP_CC_MDSS_VSYNC_CLK					23
#define DISP_CC_MDSS_VSYNC_CLK_SRC				24
#define DISP_CC_PLL0						25
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC				26
#define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC				27
#define DISP_CC_MDSS_DP_AUX_CLK					28
#define DISP_CC_MDSS_DP_AUX_CLK_SRC				29
#define DISP_CC_MDSS_DP_CRYPTO_CLK				30
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC				31
#define DISP_CC_MDSS_DP_LINK_CLK				32
#define DISP_CC_MDSS_DP_LINK_CLK_SRC				33
#define DISP_CC_MDSS_DP_LINK_INTF_CLK				34
#define DISP_CC_MDSS_DP_PIXEL1_CLK				35
#define DISP_CC_MDSS_DP_PIXEL1_CLK_SRC				36
#define DISP_CC_MDSS_DP_PIXEL_CLK				37
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC				38

/* DISP_CC Reset */
#define DISP_CC_MDSS_RSCC_BCR					0

/* DISP_CC GDSCR */
#define MDSS_GDSC						0

#endif