Alexandre Courbot cfd044b028 drm/nouveau/falcon: fix base address of FBIF registers ...

All falcons have their FBIF registers starting at offset 0x600, with the
exception of the PMU and NVENC engines.

Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>

2017-03-07 17:05:13 +10:00

..

drm

drm/nouveau/falcon: fix base address of FBIF registers

2017-03-07 17:05:13 +10:00

host1x

gpu: host1x: Set OF node for new host1x devices

2017-01-30 11:47:44 +01:00

ipu-v3

gpu: ipu-v3: Stop overwriting pdev->dev.of_node of child devices

2017-02-17 08:04:27 +01:00

vga

vgaarb: use valid dev pointer in vgaarb_info()

2016-11-22 16:40:35 +01:00

Makefile

…