Linus Torvalds
93e220a62d
Merge branch 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6
Pull crypto updates from Herbert Xu:
"API:
- hwrng core now credits for low-quality RNG devices.
Algorithms:
- Optimisations for neon aes on arm/arm64.
- Add accelerated crc32_be on arm64.
- Add ffdheXYZ(dh) templates.
- Disallow hmac keys < 112 bits in FIPS mode.
- Add AVX assembly implementation for sm3 on x86.
Drivers:
- Add missing local_bh_disable calls for crypto_engine callback.
- Ensure BH is disabled in crypto_engine callback path.
- Fix zero length DMA mappings in ccree.
- Add synchronization between mailbox accesses in octeontx2.
- Add Xilinx SHA3 driver.
- Add support for the TDES IP available on sama7g5 SoC in atmel"
* 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6: (137 commits)
crypto: xilinx - Turn SHA into a tristate and allow COMPILE_TEST
MAINTAINERS: update HPRE/SEC2/TRNG driver maintainers list
crypto: dh - Remove the unused function dh_safe_prime_dh_alg()
hwrng: nomadik - Change clk_disable to clk_disable_unprepare
crypto: arm64 - cleanup comments
crypto: qat - fix initialization of pfvf rts_map_msg structures
crypto: qat - fix initialization of pfvf cap_msg structures
crypto: qat - remove unneeded assignment
crypto: qat - disable registration of algorithms
crypto: hisilicon/qm - fix memset during queues clearing
crypto: xilinx: prevent probing on non-xilinx hardware
crypto: marvell/octeontx - Use swap() instead of open coding it
crypto: ccree - Fix use after free in cc_cipher_exit()
crypto: ccp - ccp_dmaengine_unregister release dma channels
crypto: octeontx2 - fix missing unlock
hwrng: cavium - fix NULL but dereferenced coccicheck error
crypto: cavium/nitrox - don't cast parameter in bit operations
crypto: vmx - add missing dependencies
MAINTAINERS: Add maintainer for Xilinx ZynqMP SHA3 driver
crypto: xilinx - Add Xilinx SHA3 driver
...
2022-03-21 16:02:36 -07:00
..
2022-01-26 15:40:01 +00:00
2022-03-09 12:14:30 +00:00
2022-01-09 16:52:19 -08:00
2022-01-15 22:34:52 +00:00
2022-01-09 16:52:18 -08:00
2021-12-03 14:23:11 +00:00
2022-01-07 19:25:52 -08:00
2022-02-09 12:52:59 +00:00
2022-01-14 11:22:57 +00:00
2022-01-24 12:57:01 +00:00
2022-03-10 14:49:21 -08:00
2022-03-11 22:53:14 -08:00
2022-03-17 09:34:24 -07:00
2022-01-09 16:52:18 -08:00
2022-03-04 12:05:54 +00:00
2021-12-31 14:35:40 +00:00
2022-02-25 12:52:05 +00:00
2022-01-13 08:53:45 -08:00
2022-01-05 10:31:22 -08:00
2022-01-13 08:53:45 -08:00
2021-12-17 19:22:57 -08:00
2022-02-23 12:50:19 +00:00
2022-03-10 12:20:54 -08:00
2022-02-08 16:52:31 -08:00
2022-01-25 13:08:05 +00:00
2022-01-13 08:53:45 -08:00
2022-01-26 15:40:01 +00:00
2022-02-25 10:57:47 +00:00
2022-03-17 09:37:37 -07:00
2022-02-08 20:43:40 -08:00
2022-03-21 16:02:36 -07:00
2022-01-15 22:33:17 +00:00
2022-03-09 11:39:35 -08:00
2021-12-23 16:09:58 -08:00
2022-02-28 11:34:26 +00:00
2021-12-31 14:35:40 +00:00
2022-03-17 09:34:52 -07:00
2022-01-09 16:52:18 -08:00
2021-12-02 11:44:56 -08:00
2022-01-03 10:42:58 +00:00
2022-02-18 21:08:14 -08:00
2022-03-09 12:15:20 +00:00
2021-12-14 12:28:24 +00:00
2021-12-30 12:12:12 -08:00
2022-03-07 12:22:28 +00:00
2022-01-10 20:34:00 -08:00
2021-12-14 12:28:24 +00:00
2022-01-09 17:00:17 -08:00
2022-02-25 08:53:13 -08:00
2022-01-26 15:40:01 +00:00
2022-03-03 14:11:58 +00:00
2022-02-01 19:59:03 -08:00
2021-12-31 14:35:40 +00:00
2022-02-25 08:53:17 -08:00
2022-03-07 11:32:22 +00:00
2022-01-02 12:21:16 +00:00
2022-03-09 12:12:46 +00:00
2021-12-01 18:45:46 -08:00
2022-01-26 15:40:01 +00:00
2022-01-10 21:11:07 -08:00
2022-03-08 22:15:01 -08:00
2021-12-14 12:28:24 +00:00
2021-12-27 12:22:19 +00:00
2021-12-13 14:15:41 +00:00
2021-12-30 13:20:23 +00:00
2022-03-07 11:29:35 +00:00
2021-12-13 14:15:41 +00:00