Stephen Warren 2f2b7fb202
ARM: tegra: define DT bindings for and instantiate timer ...
The Tegra timer provides a number of 29-bit timer channels, a single
32-bit free running counter, and in the Tegra30 variant, 5 watchdog modules.
The first two channels may also trigger a legacy watchdog reset.
Define a DT binding for this HW module, and add the module into the Tegra
device tree files.
Signed-off-by: Stephen Warren <swarren@nvidia.com >
2012-11-16 12:22:16 -07:00
2012-10-24 18:04:08 +02:00
2012-10-02 19:13:12 -07:00
2012-08-22 14:31:49 +02:00
2012-09-23 21:51:39 -07:00
2012-09-09 22:06:34 +02:00
2012-10-07 20:55:16 +09:00
2012-10-02 19:13:12 -07:00
2012-07-03 13:22:37 +08:00
2012-10-07 20:55:16 +09:00
2012-10-11 10:27:51 +09:00
2012-10-25 00:38:22 -07:00
2012-10-07 07:02:07 -07:00
2012-06-25 13:50:43 +02:00
2012-09-07 19:18:37 +02:00
2012-09-07 14:13:08 +09:00
2012-09-07 19:18:38 +02:00
2012-10-05 12:01:30 +09:00
2012-07-23 13:54:52 +01:00
2012-10-06 03:16:12 +09:00
2012-10-10 10:58:42 +09:00
2012-10-09 15:04:25 +01:00
2012-10-02 19:13:12 -07:00
2012-06-11 11:48:42 -06:00
2012-10-17 19:45:35 +02:00
2012-09-09 22:06:33 +02:00
2012-03-26 20:40:51 +04:00
2012-09-12 14:57:10 -05:00
2012-10-10 20:15:24 +09:00
2012-10-05 12:01:30 +09:00
2012-10-06 03:05:01 +09:00
2012-09-06 11:01:46 -05:00
2012-09-28 14:12:09 +01:00
2012-10-09 16:08:04 +09:00
2012-09-21 09:17:06 -07:00
2012-06-02 01:49:38 -04:00
2012-11-16 12:22:16 -07:00
2012-09-23 21:51:39 -07:00
2012-10-01 18:28:06 -07:00
2012-10-05 12:01:30 +09:00
2011-11-02 11:41:01 +10:30
2012-08-16 10:00:23 -07:00
2012-08-02 11:50:24 -07:00
2012-01-04 00:33:15 -07:00
2012-11-15 15:07:29 -07:00
2f2b7fb202