Arnd Bergmann
638f79778d
Merge tag 'zynqmp-dt-for-v5.12' of https://github.com/Xilinx/linux-xlnx into arm/dt
arm64: dts: ZynqMP DT changes for v5.12
- Wire clock chips present on boards
- Enable reset, qspi, nand, watchdog and DP IPs
- Enable phy driver for sata and DP
- Add iommu description
- Add support for zcu104 revC+ boards
- Various small changes
- Add missing labels
- Fix typos in documentation
- Add missing boards
* tag 'zynqmp-dt-for-v5.12' of https://github.com/Xilinx/linux-xlnx:
arm64: dts: zynqmp: Wire up the DisplayPort subsystem
arm64: dts: zynqmp: Add DisplayPort subsystem
arm64: dts: zynqmp: Add DPDMA node
dt-bindings: arm: Fix typo in zcu111 board
arm64: dts: zynqmp: Add description for zcu104 revC
arm64: dts: zynqmp: Add missing iommu IDs
arm64: dts: zynqmp: Add missing lpd watchdog node
arm64: dts: zynqmp: Wire zynqmp qspi controller
arm64: dts: zynqmp: Wire arasan nand controller
arm64: dts: zynqmp: Add missing mio-bank properties to sdhcis
arm64: dts: zynqmp: Add label for zynqmp_ipi
arm64: dts: zynqmp: Enable phy driver for Sata on zcu102/zcu104/zcu106
arm64: dts: zynqmp: Enable reset controller driver
arm64: dts: zynqmp: Enable si5341 driver for zcu102/106/111
arm64: dts: zynqmp: Add DT description for si5328 for zcu102/zcu106
arm64: dts: zynqmp: Fix u48 si5382 chip on zcu111
arm64: dts: zynqmp: Add address-cells property to interrupt controllers
Link: https://lore.kernel.org/r/b1a6f89e-f6b4-757b-daf0-d2f1844b833d@xilinx.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-02-09 17:46:48 +01:00
..
2021-02-09 17:46:48 +01:00
2020-10-07 11:30:06 -05:00
2020-11-04 11:04:05 +01:00
2020-12-18 15:14:44 -06:00
2020-10-07 11:30:06 -05:00
2020-12-24 12:09:48 -08:00
2020-12-18 15:14:44 -06:00
2020-12-16 15:08:28 -08:00
2020-11-13 18:10:27 +09:00
2020-12-24 12:09:48 -08:00
2020-12-22 18:58:24 -07:00
2020-12-07 12:03:11 +01:00
2020-12-18 15:14:44 -06:00
2020-12-11 17:01:09 +09:00
2020-12-11 07:42:27 -08:00
2021-02-02 18:14:00 +01:00
2020-12-14 16:07:09 -06:00
2020-12-18 15:14:44 -06:00
2020-12-16 15:08:28 -08:00
2020-11-23 10:22:17 +01:00
2021-01-18 10:13:15 +01:00
2020-12-22 18:58:02 -07:00
2021-01-06 17:49:57 +01:00
2020-11-10 12:25:49 +00:00
2020-12-18 15:14:44 -06:00
2020-12-22 18:58:24 -07:00
2021-02-02 18:14:00 +01:00
2020-12-09 00:40:02 +01:00
2020-12-22 18:58:02 -07:00
2020-12-16 12:07:54 -08:00
2020-11-09 16:11:02 -06:00
2020-12-11 10:08:58 +01:00
2020-12-16 15:08:28 -08:00
2020-12-22 18:58:23 -07:00
2020-11-27 16:10:06 +01:00
2020-12-09 11:22:12 +05:30
2020-12-16 15:08:28 -08:00
2020-12-09 14:14:02 +00:00
2020-12-18 15:14:44 -06:00
2020-12-16 16:27:35 -08:00
2020-12-24 12:09:48 -08:00
2020-12-18 15:14:44 -06:00
2020-12-17 14:18:58 +01:00
2020-12-22 18:58:02 -07:00
2020-12-10 10:55:35 -06:00
2020-12-16 15:08:28 -08:00
2020-10-26 16:13:56 -05:00
2020-10-26 16:13:56 -05:00
2021-01-18 10:13:15 +01:00
2020-12-18 15:15:20 -06:00
2020-12-24 12:09:48 -08:00
2020-12-22 18:58:24 -07:00
2020-10-15 10:01:51 -07:00
2020-12-11 13:23:09 +00:00
2020-10-07 11:30:06 -05:00
2020-10-26 10:36:53 +01:00
2020-12-08 21:16:35 +01:00
2020-12-16 15:08:28 -08:00
2020-12-22 18:58:24 -07:00
2020-10-26 16:13:56 -05:00
2020-12-23 15:01:49 -08:00
2020-10-12 09:11:04 -05:00
2020-12-07 15:48:39 -06:00
2020-11-30 14:23:57 -07:00
2020-12-16 15:08:28 -08:00
2021-01-15 18:05:28 +01:00